

**SONY**



---

# SPU C/C++ Language Extensions

---

## Version 2.0

CBEA JSRE Series  
Cell Broadband Engine Architecture  
Joint Software Reference  
Environment Series


August 1, 2005

**SONY**



© Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation 2003, 2004, 2005

All Rights Reserved  
Printed in the United States of America August 2005

“SONY” and “” are registered trademarks of Sony Corporation.

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change Sony and SCEI product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Sony and SCEI or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN “AS IS” BASIS. In no event will Sony and SCEI be liable for damages arising directly or indirectly from any use of the information contained in this document.

Sony Corporation  
6-7-35 Kitashinagawa  
Shinagawa-ku, Tokyo, 141-0001 Japan

Sony Computer Entertainment Inc.  
2-6-21 Minami-Aoyama, Minato-ku,  
Tokyo, 107-0062 Japan

The Sony home page can be found at <http://www.sony.net>  
The SCEI home page can be found at <http://www.scei.co.jp>

The Cell Broadband Engine home page can be found at <http://cell.scei.co.jp>

August 1, 2005

# Table of Contents

About This Document	
Audience	ix
Version History	ix
Related Documentation	xii
Document Structure	xii
Bit Notation and Typographic Conventions Used in This Document	xii
1. Data Types and Program Directives	
1.1. Data Types	1
1.2. Byte Ordering and Element Numbering	2
1.3. Operating on Vector Types	2
1.3.1. sizeof() Operator	2
1.3.2. Assignment Operator	2
1.3.3. Address Operator	2
1.3.4. Pointer Arithmetic and Pointer Dereferencing	2
1.3.5. Type Casting	3
1.3.6. Vector Literals	3
1.4. Header Files	5
1.5. Restrict Type Qualifier	5
1.6. Alignment	5
1.6.1. __align_hint	5
1.7. Programmer Directed Branch Prediction	6
1.8. Inline Assembly	6
1.9. SPU Target Definition	7
2. Low-Level Specific and Generic Intrinsics	
2.1. Specific Intrinsics	9
2.1.1. Specific Casting Intrinsics	13
2.2. Generic Intrinsics and Built-Ins	14
2.2.1. Mapping Intrinsics with Scalar Operands	14
2.2.2. Notations and Conventions	15
2.3. Constant Formation Intrinsics	16
spu_splats: splat scalar to vector	16
2.4. Conversion Intrinsics	17
spu_convtf: vector convert to float	17
spu_convts: convert floating point vector to signed integer vector	17
spu_convtu: convert floating-point vector to unsigned integer vector	17
spu_extend: sign extend vector	18
spu_roundtf: round vector double to vector float	18
2.5. Arithmetic Intrinsics	18
spu_add: vector add	18
spu_addx: vector add extended	19
spu_genb: vector generate borrow	19
spu_genbx: vector generate borrow extended	20
spu_genc: vector generate carry	20
spu_gencx: vector generate carry extended	20
spu_madd: vector multiply and add	20
spu_mhadd: vector multiply high high and add	21
spu_msub: vector multiply and subtract	21
spu_mul: vector multiply	21
spu_mulh: vector multiply high	22
spu_mule: vector multiply even	22
spu_mulo: vector multiply odd	22
spu_mulsr: vector multiply and shift right	23
spu_nmadd: negative vector multiply and add	23
spu_nmsub: negative vector multiply and subtract	23



spu_re: vector floating-point reciprocal estimate	23
spu_rsqste: vector floating-point reciprocal square root estimate	24
spu_sub: vector subtract	24
spu_subx: vector subtract extended	25
2.6. Byte Operation Intrinsics	25
spu_absd: element-wise absolute difference	25
spu_avg: average of two vectors	25
spu_sumb: sum bytes into shorts	26
2.7. Compare, Branch and Halt Intrinsics	26
spu_bisled: branch indirect and set link if external data	26
spu_cmpabseq: element-wise compare absolute equal	26
spu_cmpabsgt: element-wise compare absolute greater than	27
spu_cmpeq: element-wise compare equal	27
spu_cmpgt: element-wise compare greater than	28
spu_hcmpeq: halt if compare equal	29
spu_hcmpgt: halt if compare greater than	30
2.8. Bits and Mask Intrinsics	30
spu_cntb: vector count ones for bytes	30
spu_cntlz: vector count leading zeros	30
spu_gather: gather bits from elements	31
spu_maskb: form select byte mask	31
spu_maskh: form select halfword mask	31
spu_maskw: form select word mask	32
spu_sel: select bits	32
spu_shuffle: shuffle bytes of a vector	33
2.9. Logical Intrinsics	34
spu_and: vector bit-wise AND	34
spu_andc: vector bit-wise AND with complement	35
spu_eqv: vector bit-wise equivalent	36
spu_nand: vector bit-wise complement of AND	36
spu_nor: vector bit-wise complement of OR	37
spu_or: vector bit-wise OR	38
spu_orc: vector bit-wise OR with complement	39
spu_orx: OR word across	39
spu_xor: vector bit-wise exclusive OR	40
2.10. Shift and Rotate Intrinsics	41
spu_rl: element-wise rotate left	41
spu_rmask: element-wise rotate left and mask by bits	41
spu_rmaska: element-wise rotate and mask algebra by bits	42
spu_rmaskqw: rotate and mask quadword by bits	43
spu_rmaskqwbyte: rotate and mask quadword by bytes	44
spu_rmaskqwbytebc: rotate and mask quadword by bytes from bit shift count	45
spu_rlqw: rotate quadword left by bits	46
spu_rlqwbyte: quadword rotate left by bytes	47
spu_rlqwbytebc: rotate left quadword by bytes from bit shift count	48
spu_sl: element-wise shift left by bits	49
spu_slqw: shift quadword left by bits	50
spu_slqwbyte: shift left quadword by bytes	51
spu_slqwbytebc: shift left quadword by bytes from bit shift count	52
2.11. Control Intrinsics	52
spu_idisable: disable interrupts	52
spu_ienable: enable interrupts	53
spu_mffpscr: move from floating-point status and control register	53
spu_mfspr: move from special purpose register	53
spu_mtfpscr: move to floating-point status and control register	53
spu_mtspr: move to special purpose register	54
spu_dsync: synchronize data	54
spu_stop: stop and signal	54
spu_sync: synchronize	54
2.12. Channel Control Intrinsics	55
spu_readch: read word channel	56

spu_readchqw: read quadword channel	56
spu_readchcnt: read channel count	56
spu_writetech: write word channel	57
spu_writetechqw: write quadword channel	57
2.13. Scalar Intrinsics	57
spu_extract: extract vector element from vector	57
spu_insert: insert scalar into specified vector element	59
spu_promote: promote scalar to a vector	60
3. Composite Intrinsics	
spu_mfcdma32: initiate DMA to/from 32-bit effective address	62
spu_mfcdma64: initiate DMA to/from 64-bit effective address	62
spu_mfcstat: read MFC tag status	62
4. SPU and Vector Multimedia Extension Intrinsics	
4.1. Vector Multimedia Extension-to-SPU Intrinsic Mapping	64
4.1.1. Data Types	64
4.1.2. One-for-One Mapped Intrinsics	64
4.2. SPU-to-Vector Multimedia Extension Intrinsic Mapping	65
4.2.1. Data Types	65
4.2.2. One-for-One Mapped Intrinsics	66
5. C and C++ Standard Libraries	
5.1. C Standard Library	68
5.1.1. Library Contents	68
5.1.2. Debug printf()	69
5.2. C++ Libraries	70
6. Floating-Point Arithmetic on the SPU	
6.1. Properties of Floating-Point Data Type Representations	74
6.2. Floating-Point Environment	75
6.2.1. Rounding Modes	75
6.2.2. Floating-Point Exceptions	75
6.3. Floating-Point Operations	76
6.3.1. Floating-Point Conversions	76
6.3.2. Overall Behavior of C Operators and Standard Library Math Functions	77
6.3.3. Floating-Point Expression Special Cases	78
6.3.4. Specific Behavior of Standard Math Functions	79

Index



## List of Tables

Table 1-1: Vector Data Types	1
Table 1-2: Single Token Vector Data Types	1
Table 1-3: Vector Literal Format and Description	3
Table 1-4: Alternate Vector Literal Format and Description	4
Table 1-5: Default Data Type Alignments	5
Table 2-6: Assembly Instructions for Which No Specific Intrinsic Exists	9
Table 2-7: Specific Intrinsics Not Accessible through Generic Intrinsics	9
Table 2-8: Specific Casting Intrinsics	13
Table 2-9: Possible Uses of Immediate Load Instructions for Various Values of Constant b	15
Table 2-10: Replicate (Splat) a Scalar across a Vector	16
Table 2-11: Convert an Integer Vector to a Vector Float	17
Table 2-12: Convert a Vector Float to a Signed Integer Vector	17
Table 2-13: Convert a Vector Float to an Unsigned Integer Vector	17
Table 2-14: Sign Extend Vector Elements	18
Table 2-15: Round a Vector Double to a Float	18
Table 2-16: Vector Add	18
Table 2-17: Vector Add Extended	19
Table 2-18: Vector Generate Borrow	19
Table 2-19: Vector Generate Borrow Extended	20
Table 2-20: Vector Generate Carry	20
Table 2-21: Vector Generate Carry Extended	20
Table 2-22: Vector Multiply and Add	21
Table 2-23: Vector Multiply High High and Add	21
Table 2-24: Vector Multiply and Subtract	21
Table 2-25: Multiply Floating-Point Elements	22
Table 2-26: Vector Multiply High	22
Table 2-27: Multiply Four (16-bit) Even-Numbered Integer Elements	22
Table 2-28: Multiply Four (16-bit) Odd-Numbered Integer Elements	22
Table 2-29: Vector Multiply and Shift Right	23
Table 2-30: Negative Vector Multiply and Add	23
Table 2-31: Negative Vector Multiply and Subtract	23
Table 2-32: Vector Floating-Point Reciprocal Estimate	24
Table 2-33: Vector Reciprocal Square Root Estimate	24
Table 2-34: Vector Subtract	24
Table 2-35: Vector Subtract Extended	25
Table 2-36: Absolute Difference of Sixteen (8-bit) Unsigned Integer Elements	25
Table 2-37: Average Sixteen (8-bit) Integer Elements	25
Table 2-38: Sum Sixteen (8-bit) Unsigned Integer Elements	26
Table 2-39: Branch Indirect and Set Link If External Data	26
Table 2-40: Compare Absolute Equal Element by Element	26
Table 2-41: Compare Absolute Greater Than Element by Element	27
Table 2-42: Compare Equal Element by Element	27
Table 2-43: Compare Greater Than Element by Element	28
Table 2-44: Halt If Compare Equal	29
Table 2-45: Halt If Compare Greater Than	30
Table 2-46: Count Ones for Bytes	30
Table 2-47: Count Leading Zero for Words	30
Table 2-48: Gather Bits from a Vector of Bytes, Halfwords, or Words	31
Table 2-49: Form Selection Mask for a Vector of Bytes	31
Table 2-50: Form Selection Mask for Vector of Halfwords	31
Table 2-51: Form Selection Mask for Vector of Words	32
Table 2-52: Select Bits from Vector of Bytes	32
Table 2-53: Shuffle Two Vectors of Bytes	33
Table 2-54: Vector Bit-Wise AND	34
Table 2-55: Vector Bit-Wise AND with Complement	35
Table 2-56: Vector Bit-Wise Equivalent	36
Table 2-57: Vector Bit-Wise Complement of AND	36
Table 2-58: Vector Bit-Wise Complement of OR	37

Table 2-59: Vector Bit-Wise OR	38
Table 2-60: Vector Bit-Wise OR with Complement	39
Table 2-61: OR Word Elements Across	39
Table 2-62: Vector Bit-Wise Exclusive OR	40
Table 2-63: Element-Wise Rotate Vector Left by Bits	41
Table 2-64: Rotate Left and Mask Vector by Bits	42
Table 2-65: Element-Wise Rotate Left and Mask Algebra by Bits	43
Table 2-66: Rotate Left and Mask Vector by Bits	43
Table 2-67: Rotate Left and Mask Quadword by Bytes	45
Table 2-68: Rotate Left and Mask Quadword by Bytes from Bit Shift Count	46
Table 2-69: Rotate Quadword Left by Bits	46
Table 2-70: Rotate Left Quadword by Bytes	47
Table 2-71: Rotate Left Quadword by Bytes from Bit Shift Count	48
Table 2-72: Element-Wise Shift Left Vector by Bits	49
Table 2-73: Shift Left Quadword by Bits	50
Table 2-74: Shift Left Quadword by Bytes	51
Table 2-75: Shift Left Quadword by Bytes from Bit Shift Count	52
Table 2-76: Disable Interrupts	52
Table 2-77: Enable Interrupts	53
Table 2-78: Move from Floating-Point Status and Control Register	53
Table 2-79: Move from Special Purpose Register	53
Table 2-80: Move to Floating-Point Status and Control Register	53
Table 2-81: Move to Special Purpose Register	54
Table 2-82: Synchronize Data	54
Table 2-83: Stop and Signal	54
Table 2-84: Synchronize	55
Table 2-85: SPU Channel Numbers <sup>1</sup>	55
Table 2-86: MFC Channel Numbers <sup>1</sup>	55
Table 2-87: Read Word Channel	56
Table 2-88: Read Quadword Channel	56
Table 2-89: Read Channel Count	56
Table 2-90: Write Word Channel	57
Table 2-91: Write Quadword Channel	57
Table 2-92: Extract Vector Element from the Specified Element	58
Table 2-93: Insert Scalar into Specified Vector Element	59
Table 2-94: Promote Scalar to Vector	60
Table 3-95: Initiate DMA to/from 32-Bit Effective Address	62
Table 3-96: Initiate DMA to/from 64-Bit Effective Address	62
Table 3-97: Read MFC Tag Status	63
Table 4-98: Vector Multimedia Extension-to-SPU Data Type Mapping	64
Table 4-99: Vector Multimedia Extension Intrinsics That Map One for One with SPU Intrinsics	64
Table 4-100: SPU-to-Vector Multimedia Extension Data Type Mapping	65
Table 4-101: SPU Intrinsics That Map One for One with Vector Multimedia Extension Intrinsics	66
Table 5-102: C Library Header Files	68
Table 5-103: Vector Formats	70
Table 5-104: C++ Library Header Files	70
Table 5-105: New and Traditional C++ Library Header Files	71
Table 6-106: Values for Floating-Point Type Properties	74
Table 6-107: Macros for Floating-Point Exceptions	75
Table 6-108: Floating-Point Constants	76

## List of Figures

Figure 1-1: Big-Endian Byte/Element Ordering for Vector Types	2
Figure 2-2: Shuffle Pattern	33





## About This Document

This document describes extensions to the C/C++ languages that allow software developers to access hardware features that will enable them to obtain the best performance from their Synergistic Processor Unit (SPU) programs.

## Audience

This document is intended for system and application programmers who want to write SPU programs for a CBEA-compliant processor.

## Version History

This section describes significant changes made to SPU C/C++ language extensions for each version of this document.

Version Number & Date	Changes
v. 2.0 August 1, 2005	<p>Deleted several sections in the "About This Document" chapter.</p> <p>Changed two entries in the Write Word Channel table from <code>si_wrch (channel, si_to_int(a))</code> to <code>si_wrch (channel, si_from_int(a))</code>.</p> <p>Clarified that the syntax for vector type specifiers does not allow the use of a typedef name as a type specifier.</p> <p>(All above changes per TWG RFC 00032-0: CORRECTION NOTICE.)</p> <p>Changed "Broadband Processor Architecture" to "Cell Broadband Engine Architecture" and "BPA" to "CBEA."</p> <p>Changed "Altivec" to "vector/SIMD multimedia extension."</p>
v. 1.9 June 10, 2005	<p>Added new chapter describing C and C++ Libraries (TWG_RFC00018-5).</p> <p>Added new chapter describing SPU floating-point arithmetic (TWG_RFC00027-1).</p> <p>Changed "Broadband Engine" or "BE" to "a processor compliant with the Broadband Processor Architecture" or "a processor compliant with BPA"; changed VMX to Vector Multimedia Extension; changed Synergistic Processing Element to Synergistic Processor Element; and changed Synergistic Processing Unit to Synergistic Processor Unit. Defined a PPU as a PowerPC Processor Unit on first major instance. Corrected several book references and changed the copyright page so that trademark owners were specified. (All changes per TWG RFC 00031-0: CORRECTION NOTICE.)</p> <p>Made miscellaneous changes to the "About This Document" section.</p>
v. 1.8 May 12, 2005	<p>Added new channel number for multi-source synchronization requests (TWG_RFC00023-1).</p> <p>Corrected example describing loading of misaligned vectors.</p> <p>Changed PU to PPU and SPC to SPE; changed "PU-to-SPU" (mailboxes) and "SPU-to-PU" to "inbound" and "outbound" respectively (TWG RFC 00028-1: CORRECTION NOTICE).</p> <p>Changed the name of <code>spu_mulhh</code> to <code>spu_mule</code> (TWG_RFC00021-0).</p> <p>Updated channel names to coincide with BPA channel names (TWG RFC 00029-1).</p>
v. 1.7 July 16, 2004	<p>Clarified that channel intrinsics must not be reordered with respect to other channel commands or volatile local store memory accesses (TWG RFC 00007-1).</p>

Version Number & Date	Changes
	<p>Warned that compliant compilers may ignore <code>__align_hint</code> intrinsics (TWG RFC 00008-1).</p> <p>Added an additional SPU instruction, <code>orx</code> (TWG RFC 00010-0).</p> <p>Added mnemonics for channels that support reading the event mask and tag mask (TWG RFC 00011-0).</p> <p>Specified that <code>spu_ienable</code> and <code>spu_idisable</code> intrinsics do not have return values (TWG RFC 00013-0).</p> <p>Moved paragraph beginning “This intrinsic is considered volatile...” from <code>spu_mfspr</code> intrinsic to <code>spu_mtfpsr</code> (TWG RFC 00014-0).</p> <p>Changed the descriptions for <code>si_lqd</code> and <code>si_stqd</code> intrinsics (TWG RFC 00015-1).</p> <p>Provided new descriptions of various rotation-and-mask intrinsics, specifically: <code>spu_rlmask</code>, <code>spu_rlmaska</code>, <code>spu_rlmaskqw</code>, <code>spu_rlmaskqwbyte</code>, and <code>spu_rlmaskqwbytebc</code>. These descriptions include pseudo-code examples (TWG RFC 00016-1).</p> <p>Made miscellaneous editorial changes.</p>
v. 1.6 March 12, 2004	Made miscellaneous editorial changes.
v. 1.5 February 25, 2004	<p>Changed formatting of document so that it reflects the typographic conventions described on page xiii. Made miscellaneous editorial changes.</p> <p>Changed some of the parameter types for <code>spu_mfcdma32</code> and <code>spu_mfcdma64</code>, as requested in TWG RFC 00002.</p> <p>Inserted new specifications for the vector literal format, as requested in TWG RFC 00003.</p>
v. 1.4 January 20, 2004	Changed document to new format, including front matter. Made miscellaneous editorial changes.
v. 1.3 November 4, 2003	Added enable/disable interrupt intrinsics.
v. 1.2 September 2, 2003	<p>Changed parameter types of <code>spu_sel</code> intrinsic to be compatible with Vector Multimedia Extension’s <code>vec_sel</code>.</p> <p>Added <code>si_stopd</code> specific intrinsic.</p> <p>Corrected tables for <code>spu_genb</code> and <code>spu_genc</code> generic intrinsics.</p>
v. 1.1 June 15, 2003	<p>Made changes to support RFC 24. Added isolation control channel 64.</p> <p>Made changes to support RFC 33. Removed <code>spu_addc</code>, <code>spu_addsc</code>, <code>spu_subb</code>, and <code>spu_subsb</code>. Added <code>spu_addx</code>, <code>spu_subx</code>, <code>spu_genc</code>, <code>spu_gencx</code>, <code>spu_genb</code>, and <code>spu_genbx</code>.</p>
v. 1.0 April 28, 2003	Made minor corrections.
v. 0.9 March 7, 2003	Added new intrinsics to support new or modified instructions. These include: <code>fscrrd</code> , <code>fscrwr</code> , <code>stop</code> , <code>dfma</code> , <code>mpyhau</code> , <code>mpyhu</code> , <code>rotqmbysi</code> , <code>iret</code> , <code>lqr</code> , and <code>stqr</code> . Also added intrinsics to support new feature bits for <code>iret</code> , <code>bisled</code> , <code>bihnz</code> , and <code>sync</code> .
v. 0.8 January 23, 2003	<p>Improved documentation of specific intrinsics. Completely defined parameter ordering and immediate sizes.</p> <p>Defined new global (<code>spu_intrinsics.h</code>) and compiler-specific (<code>spu_internals.h</code>) header files. Specified that single token vector types and channel enumerants are declared in <code>spu_intrinsics.h</code>.</p> <p>Added specific pointer casting intrinsics.</p> <p>Added standardized <code>__SPU__</code> conditional compilation control.</p> <p>Changed specific convert intrinsics to unbiased scale parameters, such as</p>

Version Number & Date	Changes
	<p>generic intrinsics.</p> <p>Specified that the <code>bisled</code> target function does not observe the standard calling convention with respect to volatile registers.</p>
v. 0.7 November 18, 2002	<p>Specified that gcc-style inline assembly is required.</p> <p>Specified that <code>__builtin_expect</code> is required.</p> <p>Added <code>bisled</code> specific and generic intrinsics.</p> <p>Added <code>__align_hint</code> intrinsic.</p> <p>Specified that the <code>restrict</code> type qualifier is required.</p> <p>Specified that out-of-range scale factors on generic conversion intrinsics return an error.</p>
v. 0.6 September 24, 2002	<p>Changed document title to include C++.</p> <p>Made miscellaneous clarifications and typing corrections.</p> <p>Changed <code>spu_eqv</code> to return the same vector type as its inputs.</p> <p>Changed <code>spu_and</code>, <code>spu_or</code>, and <code>spu_xor</code> to accept immediate values of the same type as the elements of parameter <code>a</code>.</p> <p>Added specific casting intrinsics.</p> <p>Changed default action on out-of-range immediate values for specific intrinsics to issuing an error.</p> <p>Added documentation of the <code>__builtin_expect</code> builtin.</p> <p>Completed SPU-to-Vector Multimedia Extension intrinsic mapping section.</p>
v. 0.5 August 27, 2002	<p>Edited discussion of Vector Multimedia Extension-to-SPU intrinsic mapping.</p> <p>Removed appendices.</p> <p>Added support for 32-bit read and write channel intrinsics. Renamed quadword channel read and write to <code>readchqw</code> and <code>writetechqw</code>.</p>
v. 0.4 August 5, 2002	<p>Corrected the instruction mapping for <code>spu_promote</code> and <code>spu_extract</code>.</p> <p>Specified that instruction mapping for generic intrinsics <code>spu_re</code> and <code>spu_rsrte</code> include the FI (floating-point interpolate) instruction.</p> <p>Renamed <code>spu_splat</code> to <code>spu_splats</code> (scalar splat) to avoid confusion with <code>vec_splat</code>.</p> <p>Added documentation about the size of the immediate intrinsic forms.</p> <p>Changed all <code>vector signed long</code> to <code>vector signed long long</code>.</p> <p>Changed <code>count</code> to unsigned for <code>spu_sl</code>, <code>spu_slqw</code>, <code>spu_slqwbyte</code>, and <code>spu_slqwbytebc</code>.</p> <p>Changed <code>count</code> to signed for <code>spu_rl</code>, <code>spu_rlmask</code> and <code>spu_rlmaska</code>.</p> <p>Specified that the return value of <code>spu_cntlz</code> is an unsigned value.</p> <p>Corrected description of <code>spu_gather</code> intrinsic.</p> <p>Edited mapping documentation of scalars for <code>spu_and</code>, <code>spu_or</code>, and <code>spu_xor</code>.</p> <p>Removed vector input forms of <code>spu_hcmpeq</code> and <code>spu_hcmpgt</code>.</p>
v. 0.3 July 16, 2002	<p>Added <code>fsmbi</code> to literal constructor instructions. Added <code>fsmbi</code> (immediate form) to <code>spu_maskb</code> intrinsic.</p> <p>Added vector forms to compare and halt (<code>spu_hcmpeq</code> and <code>spu_hcmpgt</code>) intrinsics.</p> <p>Added <code>qword</code> data type as the only vector type accepted by specific intrinsics.</p> <p>Added typedefs for the vector types as the basic types used for code portability.</p>



Version Number & Date	Changes
	Merged all <code>spu_splat</code> generic intrinsics into a single intrinsic. Dropped <code>spu_load</code> , <code>spu_store</code> , and <code>spu_insertctl</code> generic intrinsics.
v. 0.2 July 9, 2002	Incorporated changes and suggestions from Peng. Changed <code>vector long types</code> to <code>vector long long</code> .
v. 0.1 June 21, 2002	First version of the language extension specification. Initial specification based on the Tobey compiler intrinsics specification.

## Related Documentation

The following table provides a list of reference documents and supporting materials for the SPU Application Binary Interface specification:

Document Title	Version	Date
<i>ISO/IEC Standard 9899:1999 (C Standard)</i>		
<i>ISO/IEC Standard 14882:1998 (C++ Standard)</i>		
<i>Synergistic Processor Unit Instruction Set Architecture</i>	1.0	August 2005
<i>Cell Broadband Engine Architecture</i>	1.0	August 2005
<i>Tool Interface Standard (TIS), Executable and Linking Format (ELF) Specification</i>	1.2	May 1995
<i>Tool Interface Standard (TIS), DWARF Debugging Information Format Specification</i>	2.0	May 1995

## Document Structure


This document contains the following major sections:

1. Data Types and Program Directives
2. Low-Level Specific and Generic Intrinsics
3. Composite Intrinsics
4. SPU and Vector Multimedia Extension Intrinsics
5. C and C++ Standard Libraries
6. Floating-Point Arithmetic on the SPU

## Bit Notation and Typographic Conventions Used in This Document

### Bit Notation

Standard bit notation is used throughout this document. Bits and bytes are numbered in ascending order from left to right. Thus, for a 4-byte word, bit 0 is the most significant bit and bit 31 is the least significant bit, as shown in the following figure:



MSB = Most significant bit

LSB = Least significant bit

Notation for bit encoding is as follows:

- Hexadecimal values are preceded by 0x. For example: 0x0A00.
- Binary values in sentences appear in single quotation marks. For example: '1010'.

### Other Typographic Conventions

In addition to bit notation, the following typographic conventions are used throughout this document:

Convention	Meaning
<code>courier</code>	Indicates programming code, processing instructions, register names, data types, events, file names, and other literals. Also indicates function and macro names. This convention is only used where it facilitates comprehension, especially in narrative descriptions.
<i>courier + italics</i>	Indicates arguments, parameters and variables, including variables of type <code>const</code> . This convention is only used where it facilitates comprehension, especially in narrative descriptions.
<i>italics (without courier)</i>	Indicates emphasis. Except when hyperlinked, book references are in italics. When a term is first defined, it is often in italics.
<a href="#">blue</a>	Indicates a hyperlink (color printers or online only).



**SONY**

# 1. Data Types and Program Directives

This chapter describes the basic data types, operations on these data types, and directives and program controls required by this specification.

## 1.1. Data Types

The SPU programming model introduces a set of fundamental vector data types to the C language. The vector data types are all 128-bit long and contain from 2 to 16 elements, depending on the data type. Table 1-1 shows the supported vector types.

Table 1-1: Vector Data Types

Vector Data Type	Content
vector unsigned char	16 8-bit unsigned chars
vector signed char	16 8-bit signed chars
vector unsigned short	8 16-bit unsigned halfwords
vector signed short	8 16-bit signed halfwords
vector unsigned int	4 32-bit unsigned words
vector signed int	4 32-bit signed words
vector unsigned long long	2 64-bit unsigned doublewords
vector signed long long	2 64-bit signed doublewords
vector float	4 32-bit single-precision floats
vector double	2 64-bit double-precision floats
qword	quadword (16-byte)

The `qword` type is a special quadword (16-byte) data type that is exclusively used as an input/output to a specific intrinsic function. See section “2.1. Specific Intrinsics.”

To improve code portability, `spu_intrinsics.h` provides single token typedefs for the vector keyword data types. These typedefs are shown in Table 1-2. These single token types serve as class names for extending generic intrinsics or for mapping between Vector Multimedia Extension intrinsics and/or SPU intrinsics.

Table 1-2: Single Token Vector Data Types

Vector Keyword Data Type	Single Token Typedef
vector unsigned char	<code>vec_uchar16</code>
vector signed char	<code>vec_char16</code>
vector unsigned short	<code>vec_ushort8</code>
vector signed short	<code>vec_short8</code>
vector unsigned int	<code>vec_uint4</code>
vector signed int	<code>vec_int4</code>
vector unsigned long long	<code>vec_ullong2</code>
vector signed long long	<code>vec_llong2</code>
vector float	<code>vec_float4</code>
vector double	<code>vec_double2</code>

The syntax for vector type specifiers does not allow the use of a typedef name as a type specifier. For example, the following declaration is not allowed:

```
typedef signed short int16;
vector int16 data;
```

## 1.2. Byte Ordering and Element Numbering

As shown in Figure 1-1, byte ordering and element/slot numbering is always displayed in big endian order.

Figure 1-1: Big-Endian Byte/Element Ordering for Vector Types

Byte 0 (msb)	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9	Byte 10	Byte 11	Byte 12	Byte 13	Byte 14	Byte 15 (lsb)
doubleword 0								doubleword 1							
word 0				word 1				word 2				word 3			
halfword 0		halfword 1		halfword 2		halfword 3		halfword 4		halfword 5		halfword 6		halfword 7	
char 0	char 1	char 2	char 3	char 4	char 5	char 6	char 7	char 8	char 9	char 10	char 11	char 12	char 13	char 14	char 15

## 1.3. Operating on Vector Types

Most of the C/C++ operators and basic operations have not been extended to operate on vector data types; however, a few have. The operators and operations that have been extended are: the `sizeof()` operator, the assignment operator (`=`), the address operator (`&`), pointer operations, and type casting operations.

### 1.3.1. `sizeof()` Operator

The operation `sizeof()` on a vector type always returns 16.

### 1.3.2. Assignment Operator

If either the left or right side of an expression has a vector type, both sides of the expression must be of the same vector type. Thus, the expression `a = b` is valid and represents assignment if `a` and `b` are of the same type or if neither variable is a vector type. Otherwise, the expression is invalid, and the compiler reports the inconsistency as an error.

### 1.3.3. Address Operator

The operation `&a` is valid when `a` is a vector type. The result of the operation is a pointer to the vector `a`.

### 1.3.4. Pointer Arithmetic and Pointer Dereferencing

The usual pointer arithmetic on a pointer to a vector type can be performed. For example, assuming `p` is a pointer to a vector type, `p+1` is the pointer to the next vector following `p`.

Dereferencing the vector pointer `p` implies a 128-bit vector load from or store to the address obtained by masking the 4 least significant bits of `p`. When a vector is misaligned, the 4 least significant bits of its address are non-zero. Although vectors are 16-byte aligned (see section “1.6. Alignment”), it nevertheless might be desirable to load or store a vector that is misaligned. A misaligned vector can be loaded in several ways using generic intrinsics (see section “2.2. Generic Intrinsics and Built-Ins”). The following code shows one example of how to load a misaligned floating point vector:

```
vector float load_misaligned_vector_float (vector float *ptr)
{
    vector float qw0, qw1;
```



```
int shift;

qw0 = *ptr;
qw1 = *(ptr+1);
shift = (unsigned) ptr & 15;

return spu_or(
    spu_slqwbyte(qw0, shift,
    spu_rlmaskqwbyte(qw1, shift-16));
}
```

Similarly, this next example shows how to store to a misaligned floating-point vector.

```
void store_misaligned_vector_float (vector float flt, vector float *ptr)
{
    vector float qw0, qw1;
    vector unsigned int mask;
    int shift;

    qw0 = *ptr;
    qw1 = *(ptr+1);
    shift = (unsigned) (ptr) & 15;
    mask = (vector unsigned int)
        spu_rlmaskqwbyte((vector unsigned char) (0xFF), -shift);

    flt = spu_rlqwbyte(flt, -shift);

    *ptr = spu_sel(qw0, flt, mask);
    *(ptr+1) = spu_sel(flt, qw1, mask);
}
```

### 1.3.5. Type Casting

Pointers to vector types and non-vector types may be cast back and forth to each other. Casting a pointer to a new type represents an unverified assertion that the address is 16-byte aligned.

Casts from one vector type to another vector type are provided by normal C-language casts. None of these casts performs any data conversion. Thus, the bit pattern of the result is the same as the bit pattern of the argument that is cast.

Casts between vector types and scalar types are illegal. Instead, the `spu_extract`, `spu_insert`, and `spu_promote` generic intrinsics or the specific casting intrinsics may be used to efficiently achieve the same results (see section “2.1.1. Specific Casting Intrinsics”).

### 1.3.6. Vector Literals

As shown in Table 1-3, a vector literal is written as a parenthesized vector type followed by a curly braced set of constant expressions. The elements of the vector are initialized to the corresponding expression. Elements for which no expressions are specified default to 0. Vector literals may be used either in initialization statements or as constants in executable statements.

Table 1-3: Vector Literal Format and Description

Notation	Represents
(vector unsigned char) {unsigned int, ...}	A set of 16 unsigned 8-bit quantities.
(vector signed char) {signed int, ...}	A set of 16 signed 8-bit quantities.
(vector unsigned short) {unsigned short, ...}	A set of 8 unsigned 16-bit quantities.
(vector signed short) {signed short, ...}	A set of 8 signed 16-bit quantities.

Notation	Represents
(vector unsigned int) {unsigned int, ...}	A set of 4 unsigned 32-bit quantities.
(vector signed int) {signed int, ...}	A set of 4 signed 32-bit quantities.
(vector unsigned long long) {unsigned long long, ...}	A set of 2 unsigned 64-bit quantities.
(vector signed long long) {signed long long, ...}	A set of 2 signed 64-bit quantities.
(vector float) {float, ...}	A set of 4 32-bit floating-point quantities.
(vector double) {double, ...}	A set of 2 64-bit floating-point quantities.

For vector/SIMD multimedia extension compatibility, an alternate format must also be supported, consisting of a parenthesized vector type followed by a parenthesized set of constant expressions. See Table 1-4.

Table 1-4: Alternate Vector Literal Format and Description

Notation	Represents
(vector unsigned char)(unsigned int)	A set of 16 unsigned 8-bit quantities that all have the value specified by the integer.
(vector unsigned char)(unsigned int, ..., unsigned int)	A set of 16 unsigned 8-bit quantities specified by the 16 integers.
(vector signed char)(signed int)	A set of 16 signed 8-bit quantities that all have the value specified by the integer.
(vector signed char)(signed int, ..., signed int)	A set of 16 signed 8-bit quantities specified by the 16 integers.
(vector unsigned short)(unsigned int)	A set of 8 unsigned 16-bit quantities that all have the value specified by the integer.
(vector unsigned short)(unsigned int, ..., unsigned int)	A set of 8 unsigned 16-bit quantities specified by the 16 integers.
(vector signed short)(signed int)	A set of 8 signed 16-bit quantities that all have the value specified by the integer.
(vector signed short)(signed int, ..., signed int)	A set of 8 signed 16-bit quantities specified by the 16 integers.
(vector unsigned int)(unsigned int)	A set of 4 unsigned 32-bit quantities that all have the value specified by the integer.
(vector unsigned int)(unsigned int, ..., unsigned int)	A set of 4 unsigned 32-bit quantities specified by the 16 integers.
(vector signed int)(signed int)	A set of 4 signed 32-bit quantities that all have the value specified by the integer.
(vector signed int)(signed int, ..., signed int)	A set of 4 signed 32-bit quantities specified by the 16 integers.
(vector unsigned long long)(unsigned long long)	A set of 2 unsigned 64-bit quantities that all have the value specified by the long integer.
(vector unsigned long long)(unsigned long long, unsigned long long)	A set of 2 unsigned 64-bit quantities specified by the 2 long integers.
(vector signed long)(signed long long)	A set of 2 signed 64-bit quantities that all have the value specified by the long integer.
(vector signed long)(signed long long, signed long long)	A set of 2 signed 64-bit quantities specified by the 2 long integers.
(vector float)(float)	A set of 4 32-bit floating-point quantities that all have the value specified by the float.
(vector float)(float, float, float, float)	A set of 4 32-bit floating-point quantities specified by the 4 floats.

Notation	Represents
(vector double)(double)	A set of 2 64-bit double-precision quantities that all have the value specified by the double.
(vector double)(double, double)	A set of 2 64-bit quantities specified by the 2 doubles.

## 1.4. Header Files

The system header file, `spu_intrinsics.h`, defines common enumerations and typedefs. These include the single token vector types and MFC channel mnemonic enumerations (see Table 1-2 on page 1 and Table 2-86 on page 55, respectively). In addition, `spu_intrinsics.h` must include a compiler-specific header file, `spu_internals.h`, that contains any implementation-specific definitions required to support the language extension features defined in this specification.

## 1.5. Restrict Type Qualifier

The `restrict` type qualifier, which is specified in the C99 language specification, is intended to help the compiler generate better code by ensuring that all access to a given object is obtained through a particular pointer. When a pointer uses the `restrict` type qualifier, the pointer is `restrict`-qualified. For example:

```
void *memcpy(void * restrict s1, const void * restrict s2, size_t n);
```

In the above prototype, both pointers, `s1` and `s2`, are `restrict`-qualified. Therefore, the compiler can safely assume that the source and destination objects will not overlap, allowing for a more efficient implementation.

## 1.6. Alignment

Table 1-5 shows the size and default alignment of the various data types.

Table 1-5: Default Data Type Alignments

Data Type	Size	Alignment
char	1	byte
short	2	halfword
int	4	word
long	4	word/doubleword
long long	8	doubleword
float	4	word
double	8	doubleword
pointer	4	word
vector	16	quadword

Additional alignment controls can be achieved on a variable or on a structure/union member using the GCC aligned attribute. For example, in the following declaration statement, the floating-point scalar `factor` can be aligned on a quadword boundary:

```
float factor __attribute__((aligned (16)));
```

### 1.6.1. \_\_align\_hint

The `__align_hint` intrinsic is provided to:

- Improve data access through pointers
- Provide compilers the additional information that is needed to support auto-vectorization

Although `__align_hint` is defined as an intrinsic, it behaves like a directive, because no code is ever specifically generated. For example:

```
__align_hint(ptr, base, offset)
```

The `__align_hint` intrinsic informs the compiler that the pointer `ptr` points to data with a base alignment of `base` and with an offset from `base` of `offset`. The base alignment must be a power of 2. A base address of zero implies that the pointer has no known alignment. The alignment offset must be less than `base` or zero.

The `__align_hint` intrinsic is not intended to specify pointers that are not naturally aligned. Specifying pointers that are not naturally aligned results in data objects straddling quadword boundaries. If a programmer specifies alignment incorrectly, incorrect programs might result.

**Programming Note:** Although compliant compiler implementations must provide the `__align_hint` intrinsic, compilers may ignore these hints.

## 1.7. Programmer Directed Branch Prediction

Branch prediction can be significantly improved by using feedback-directed optimization. However, feedback-directed optimization is not always practical in situations where typical data sets do not exist. Instead, programmer-directed branch prediction is provided using an enhanced version of GCC's `__builtin_expect` function.

```
int __builtin_expect(int exp, int value)
```

Programmers can use `__builtin_expect` to provide the compiler with branch prediction information. The return value of `__builtin_expect` is the value of the `exp` argument, which must be an integral expression. For dynamic prediction, the `value` argument can be either a compile-time constant or a variable. The `__builtin_expect` function assumes that `exp` equals `value`.

Static Prediction Example

```
if (__builtin_expect(x, 0)) {
    foo();          /* programmer doesn't expect foo to be called */
}
```

Dynamic Prediction Example

```
cond2 = ...          /* predict a value for cond1 */
...
cond1 = ...
if (__builtin_expect(cond1, cond2)) {
    foo();
}
cond2 = cond1;       /* predict that next branch is the same as the
                    previous */
```

Compilers may require limiting the complexity of the expression argument because multiple branches could be generated. When this situation occurs, the compiler must issue a warning if the program's branch expectations are ignored.

## 1.8. Inline Assembly

Occasionally, a programmer might not be able to achieve the desired low-level programming result by using only C/C++ language constructs and intrinsic functions. To handle these situations, the use of inline assembly might be necessary, and therefore, it must be provided. The inline assembly syntax must match the AT&T assembly syntax implemented by GCC.

The `.balign1` directive may be used within the inline assembly to ensure the known alignment that is needed to achieve effective dual-issue by the hardware.

## 1.9. SPU Target Definition

To support the development of code that can be conditionally compiled for multiple targets, such as the SPU and the PowerPC® Processor Unit (PPU), compilers must define `__SPU__` when code is being compiled for the SPU. As an example, the following code supports misaligned quadword loads on both the SPU and PPU. The `__SPU__` define is used to conditionally select which code to use. The code that is selected will be different depending on the processor target.

```
vector unsigned char load_qword_unaligned(vector unsigned char *ptr)
{
    vector unsigned char qw0, qw1, qw;
#ifdef __SPU__
    unsigned int shift;
#endif
    qw0 = *ptr;
    qw1 = *(ptr+1);
#ifdef __SPU__
    shift = (unsigned int)(ptr) & 15;
    qw = spu_or(spu_slqwbyte(qw0, shift,
        spu_rlmaskqwbyte(qw1, (signed)(shift - 16)));
#else /* PPU */
    qw = vec_perm(qw0, qw1, vec_lvsl(0, ptr));
#endif
    return (qw);
}
```



**SONY**

## 2. Low-Level Specific and Generic Intrinsics

This chapter describes the minimal set of basic intrinsics and built-ins that make the underlying Instruction Set Architecture (ISA) and Synergistic Processor Element (SPE) hardware accessible from the C programming language. There are three types of intrinsics:

- Specific
- Generic
- Built-ins

### 2.1. Specific Intrinsics

Specific intrinsics are *specific* in the sense that they have a one-to-one mapping with a single SPU assembly instruction. All specific intrinsics are named using the SPU assembly instruction prefixed by the string `si_`. For example, the specific intrinsic that implements the `stop` assembly instruction is named `si_stop`.

A specific intrinsic exists for nearly every assembly instruction. However, the functionality provided by several of the assembly instructions is better provided by the C/C++ language; therefore, for these instructions no specific intrinsic has been provided. Table 2-6 describes the assembly instructions that have no corresponding specific intrinsic.

Table 2-6: Assembly Instructions for Which No Specific Intrinsic Exists

Instruction Type	SPU Instructions
Branch instructions	<code>br</code> , <code>bra</code> , <code>brsl</code> , <code>brasl</code> , <code>bi</code> , <code>bid</code> , <code>bie</code> , <code>bisl</code> , <code>bisld</code> , <code>bisle</code> , <code>brnz</code> , <code>brz</code> , <code>brhnz</code> , <code>brhz</code> , <code>biz</code> <code>bizd</code> , <code>fize</code> , <code>binz</code> , <code>binzd</code> , <code>binze</code> , <code>bihz</code> , <code>bihzd</code> , <code>bihze</code> , <code>bihnz</code> , <code>bihnzd</code> , and <code>bihnze</code> (excluding <code>bisled</code> , <code>bisledd</code> , <code>bislede</code> )
Branch Hint instructions	<code>hbr</code> , <code>hbrp</code> , <code>hbra</code> , and <code>hbrr</code>
Interrupt Return Instruction	<code>iret</code> , <code>iretd</code> , <code>irete</code>

All specific intrinsics are accessible through generic intrinsics, except for the specific intrinsics shown in Table 2-7. The intrinsics that are not accessible fall into three categories:

- Instructions that are generated using basic variable referencing (that is, using vector and scalar loads and stores)
- Instructions that are used for immediate vector construction
- Instructions that have limited usefulness and are not expected to be used except in rare conditions

Table 2-7: Specific Intrinsics Not Accessible through Generic Intrinsics

Instruction/Description	Usage	Assembly Mapping
Generate Controls for Sub-Quadword Insertion		
<p><i>si_cbd</i>: Generate Controls for Byte Insertion (d-form)</p> <p>An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed byte within a quadword. Based on the position, a pattern is generated that can be used with the <code>si_shufb</code> intrinsic to insert a byte (byte element 3) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_cbd}(a, \text{imm})$	CBD <i>d</i> , <i>imm</i> ( <i>a</i> )

Instruction/Description	Usage	Assembly Mapping
<p><i>si_cbx</i>: <i>Generate Controls for Byte Insertion (x-form)</i></p> <p>An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed byte within a quadword. Based on the position, a pattern is generated that can be used with the <i>si_shufb</i> intrinsic to insert a byte (byte element 3) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_cbx}(a, b)$	CBX d, a, b
<p><i>si_cdd</i>: <i>Generate Controls for Doubleword Insertion (d-form)</i></p> <p>An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed doubleword within a quadword. Based on the position, a pattern is generated that can be used with the <i>si_shufb</i> intrinsic to insert a doubleword (doubleword element 0) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_cdd}(a, \text{imm})$	CDD d, imm(a)
<p><i>si_cdx</i>: <i>Generate Controls for Doubleword Insertion (x-form)</i></p> <p>An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed doubleword within a quadword. Based on the position, a pattern is generated that can be used with the <i>si_shufb</i> intrinsic to insert a doubleword (doubleword element 3) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_cdx}(a, b)$	CDX d, a, b
<p><i>si_chd</i>: <i>Generate Controls for Halfword Insertion (d-form)</i></p> <p>An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed halfword within a quadword. Based on the position, a pattern is generated that can be used with the <i>si_shufb</i> intrinsic to insert a halfword (halfword element 1) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_chd}(a, \text{imm})$	CHD d, imm(a)



Instruction/Description	Usage	Assembly Mapping
<p><b><i>si_chx: Generate Controls for Halfword Insertion (x-form)</i></b></p> <p>An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed halfword within a quadword. Based on the position, a pattern is generated that can be used with the <code>si_shufb</code> intrinsic to insert a halfword (halfword element 1) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_chx}(a, b)$	CHX d, a, b
<p><b><i>si_cwd: Generate Controls for Word Insertion (d-form)</i></b></p> <p>An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed word within a quadword. Based on the position, a pattern is generated that can be used with the <code>si_shufb</code> intrinsic to insert a word (word element 0) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_cwd}(a, \text{imm})$	CWD d, imm(a)
<p><b><i>si_cwx: Generate Controls for Word Insertion (x-form)</i></b></p> <p>An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed word within a quadword. Based on the position, a pattern is generated that can be used with the <code>si_shufb</code> intrinsic to insert a word (element 0) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>.</p>	$d = \text{si\_cwx}(a, b)$	CWX d, a, b
Constant Formation Intrinsics		
<p><b><i>si_il: Immediate Load Word</i></b></p> <p>The 16-bit signed immediate value <i>imm</i> is sign extended to 32-bits and placed into each of the 4 word elements of quadword <i>d</i>.</p>	$d = \text{si\_il}(\text{imm})$	IL d, imm
<p><b><i>si_ila: Immediate Load Address</i></b></p> <p>The 18-bit immediate value <i>imm</i> is placed in the rightmost bits of each of the 4 word elements of quadword <i>d</i>. The upper 14 bits of each word is set to 0.</p>	$d = \text{si\_ila}(\text{imm})$	ILA d, imm
<p><b><i>si_ilh: Immediate Load Halfword</i></b></p> <p>The 16-bit signed immediate value <i>imm</i> is placed in each of the 8 halfword elements of quadword <i>d</i>.</p>	$d = \text{si\_ilh}(\text{imm})$	ILH d, imm
<p><b><i>si_ilhu: Immediate Load Halfword Upper</i></b></p> <p>The 16-bit signed immediate value <i>imm</i> is placed into the left-most 16 bits each of the 4 word elements of quadword <i>d</i>. The rightmost 16 bits are set to 0.</p>	$d = \text{si\_ilhu}(\text{imm})$	ILHU d, imm

Instruction/Description	Usage	Assembly Mapping
<b><i>si_iohl: Immediate Or Halfword Lower</i></b> The 16-bit immediate value <i>imm</i> is prepended with zeros and ORed with each of the 4 word elements of quadword <i>a</i> . The result is returned in quadword <i>d</i> .	$d = \text{si\_iohl}(a, \text{imm})$	rt <--- a IOHL rt, imm d <--- rt
<b>No Operation Intrinsics</b>		
<b><i>si_inop: No Operation (load)</i></b> A no-operation is performed on the load pipeline.	si_inop()	LNOP
<b><i>si_nop: No Operation (execute)</i></b> A no-operation is performed on the execute pipeline.	si_nop()	NOP rt <sup>1</sup>
<b>Memory Load and Store Intrinsics</b>		
<b><i>si_lqa: Load Quadword (a-form)</i></b> An effective address is determined by the sign-extended 18-bit value <i>imm</i> , with the 4 least significant bits forced to zero. The quadword at this effective address is returned in quadword <i>d</i> .	$d = \text{si\_lqa}(\text{imm})$	LQA d, imm
<b><i>si_lqd: Load Quadword (d-form)</i></b> An effective address is computed by zeroing the 4 least significant bits of the sign-extended 14-bit immediate value <i>imm</i> , adding <i>imm</i> to word element 0 of quadword <i>a</i> , and forcing the 4 least significant bits of the result to zero. The quadword at this effective address is then returned in quadword <i>d</i> .	$d = \text{si\_lqd}(a, \text{imm})$	LQD d, imm(a)
<b><i>si_lqr: Load Quadword Instruction Relative (a-form)</i></b> An effective address is computed by forcing the 2 least significant bits of the signed 18-bit immediate value <i>imm</i> to zero, adding this value to the address of the instruction, and forcing the 4 least significant bits of the result to zero. The quadword at this effective address is then returned in quadword <i>d</i> .	$d = \text{si\_lqr}(\text{imm})$	LQR, d, imm
<b><i>si_lqx: Load Quadword (x-form)</i></b> An effective address is computed by adding word element 0 of quadword <i>a</i> to word element 0 of quadword <i>b</i> and forcing the 4 least significant bits to zero. The quadword at this effective address is then returned in quadword <i>d</i> .	$d = \text{si\_lqx}(a, b)$	LQX d, a, b
<b><i>si_stqa: Store Quadword (a-form)</i></b> An effective address is determined by the sign-extended 18-bit value <i>imm</i> , with the 4 least significant bits forced to zero. The quadword <i>a</i> is stored at this effective address.	si_stqa( <i>a</i> , <i>imm</i> )	STQA a, imm
<b><i>si_stqd: Store Quadword (d-form)</i></b> An effective address is computed by zeroing the 4 least significant bits of the sign-extended 14-bit immediate value <i>imm</i> , adding <i>imm</i> to word element 0 of quadword <i>b</i> , and forcing the 4 least significant bits to zero. The quadword <i>a</i> is then stored at this effective address.	si_stqd( <i>a</i> , <i>b</i> , <i>imm</i> )	STQD a, imm(b)

Instruction/Description	Usage	Assembly Mapping
<b><i>si_stqr</i>: Store Quadword Instruction Relative (a-form)</b> An effective address is computed by forcing the 2 least significant bits of the signed 18-bit immediate value <i>imm</i> to zero, adding this value to the address of the instruction, and forcing the 4 least significant bits of the result to zero. The quadword <i>a</i> is then stored at this effective address.	<code>si_stqr(<i>a</i>, <i>imm</i>)</code>	STQR, <i>a</i> , <i>imm</i>
<b><i>si_stqx</i>: Store Quadword (x-form)</b> An effective address is computed by adding word element 0 of quadword <i>b</i> to word element 0 of quadword <i>c</i> and forcing the 4 least significant bits to zero. The quadword <i>a</i> is then stored at this effective address.	<code>si_stqx(<i>a</i>, <i>b</i>, <i>c</i>)</code>	STQX <i>a</i> , <i>b</i> , <i>c</i>
Control Intrinsics		
<b><i>si_stopd</i>: Stop and Signal with Dependencies</b> Execution of the SPU is stopped and a signal type of <code>0x3FFF</code> is delivered after all register dependencies are met. This intrinsic is considered volatile with respect to all instructions and will not be reordered with any other instructions.	<code>si_stopd(<i>a</i>, <i>b</i>, <i>c</i>)</code>	STOPD <i>a</i> , <i>b</i> , <i>c</i>

<sup>1</sup> The false target parameter *rt* is optimally chosen depending on the register usage of neighboring instructions.

Specific intrinsics accept only the following types of arguments:

- Immediate literals, as an explicit constant expression or as a symbolic address
- Enumerations
- `qword` arguments

Arguments of other types must be cast to `qword`.

For complete details on the specific instructions, see the *Synergistic Processor Unit Instruction Set Architecture*.

### 2.1.1. Specific Casting Intrinsics

When using specific intrinsics, it might be necessary to cast from scalar types to the `qword` data type, or from the `qword` data type to scalar types. Similar to casting between vector data types, specific cast intrinsics have no effect on an argument that is stored in a register. All specific casting intrinsics are of the following form:

```
d=casting_intrinsic(a)
```

See Table 2-8 for additional details about the specific casting intrinsics.

Table 2-8: Specific Casting Intrinsics

Casting Intrinsic	d	a	Description
<code>si_to_char</code>	char	qword	Cast byte element 3 of qword <i>a</i> to char <i>d</i> .
<code>si_to_uchar</code>	unsigned char		Cast byte element 3 of qword <i>a</i> to unsigned char <i>d</i> .
<code>si_to_short</code>	short		Cast halfword element 1 of qword <i>a</i> to short <i>d</i> .
<code>si_to_ushort</code>	unsigned short		Cast halfword element 1 of qword <i>a</i> to unsigned short <i>d</i> .
<code>si_to_int</code>	int		Cast word element 0 of qword <i>a</i> to int <i>d</i> .
<code>si_to_uint</code>	unsigned int		Cast word element 0 of qword <i>a</i> to unsigned int <i>d</i> .
<code>si_to_ptr</code>	void *		Cast word element 0 of qword <i>a</i> to a void pointer <i>d</i> .

Casting Intrinsic	<i>d</i>	<i>a</i>	Description
<code>si_to_llong</code>	long long		Cast doubleword element 0 of qword <i>a</i> to long long <i>d</i> .
<code>si_to_ullong</code>	unsigned long long		Cast doubleword element 0 of qword <i>a</i> to unsigned long long <i>d</i> .
<code>si_to_float</code>	float		Cast word element 0 of qword <i>a</i> to float <i>d</i> .
<code>si_to_double</code>	double		Cast doubleword element 0 of qword <i>a</i> to double <i>d</i> .
<code>si_from_char</code>	qword	char	Cast char <i>a</i> to byte element 3 of qword <i>d</i> .
<code>si_from_uchar</code>		unsigned char	Cast unsigned char <i>a</i> to byte element 3 of qword <i>d</i> .
<code>si_from_short</code>		short	Cast short <i>a</i> to halfword element 1 of qword <i>d</i> .
<code>si_from_ushort</code>		unsigned short	Cast unsigned short <i>a</i> to halfword element 1 of qword <i>d</i> .
<code>si_from_int</code>		int	Cast int <i>a</i> to word element 0 of qword <i>d</i> .
<code>si_from_uint</code>		unsigned int	Cast unsigned int <i>a</i> to word element 0 of qword <i>d</i> .
<code>si_from_ptr</code>		void *	Cast void pointer <i>a</i> to word element 0 of qword <i>d</i> .
<code>si_from_llong</code>		long long	Cast long long <i>a</i> to doubleword element 0 of qword <i>d</i> .
<code>si_from_ullong</code>		unsigned long long	Cast unsigned long long <i>a</i> to doubleword element 0 of qword <i>d</i> .
<code>si_from_float</code>		float	Cast float <i>a</i> to word element 0 of qword <i>d</i> .
<code>si_from_double</code>		double	Cast double <i>a</i> to doubleword element 0 of qword <i>d</i> .

Because the casting intrinsics do not perform data conversion, casting from a scalar type to a `qword` type results in portions of the quadword being undefined.

## 2.2. Generic Intrinsics and Built-Ins

Generic intrinsics are operations that map to one or more specific intrinsics. The mapping of a generic intrinsic to a specific intrinsic depends on the input arguments to the intrinsic. Built-ins are similar to generic intrinsics; however, unlike generic intrinsics, built-ins map to more than one SPU instruction. All generic intrinsics and built-ins are prefixed by the string `spu_`. For example, the generic intrinsic that implements the `stop` assembly instruction is named `spu_stop`.

### 2.2.1. Mapping Intrinsics with Scalar Operands

Intrinsics with scalar arguments are introduced for SPU instructions with immediate fields. For example, the intrinsic function `vector signed int spu_add(vector signed int, int)` will translate to an AI assembly instruction.

Depending on the assembly instruction, immediate values are either 7, 10, 16, or 18 bits in length. The action performed for out-of-range immediate values depends on the type of intrinsic. By default, immediate form specific intrinsics with an out-of-range immediate value are flagged as an error. Compilers may provide an option to issue a warning for out-of-range immediate values and use only the specified number of least significant bits for the out-of-range argument.

Generic intrinsics support a full range of scalar operands. This support is not dependent on whether the scalar operand can be represented within the instruction's immediate field. Consider the following example:

```
d = spu_and (vector unsigned int a, int b);
```

Depending on the type and range of *b*, the following instructions are generated:

- If  $b$  is a literal constant within the range supported by one of the immediate forms, the immediate instruction form is generated. For example, if  $b$  equals 1, then `AI d, a, 1` is generated.
- If  $b$  is a literal constant and is out-of-range but can be folded and implemented using an alternate immediate instruction form, the alternate immediate instruction is generated. For example, if  $b$  equals `0x30003`, then `ANDHI d, a, 3` is generated. In this context, “alternate immediate instruction form” means an immediate instruction form having a smaller data element size.
- If  $b$  is a literal constant that can be constructed using one or two immediate load instructions followed by the non-immediate form of the instruction, the appropriate instructions will be used. Immediate load instructions include `IL`, `ILH`, `ILHU`, `ILA`, `IOHL`, and `FSMBI`. Table 2-9 shows possible uses of the immediate load instructions for various constants  $b$ .

Table 2-9: Possible Uses of Immediate Load Instructions for Various Values of Constant  $b$

Constant $b$	Generates Instructions
-6000	<code>IL b, -6000</code> <code>AND d, a, b</code>
131074 (0x20002)	<code>ILH b, 2</code> <code>AND d, a, b</code>
131072 (0x20000)	<code>ILHU b, 2</code> <code>AND d, a, b</code>
134000 (0x20B70)	<code>ILA b, 134000</code> <code>AND d, a, b</code>
262780 (0x4027C)	<code>ILHU b, 4</code> <code>IOHL b, 636</code> <code>AND d, a, b</code>
(0xFFFFFFFF, 0x0, 0x0, 0xFFFFFFFF)	<code>FSMBI b, 0xF00F</code> <code>AND d, a, b</code>

- If  $b$  is a variable (non-literal) integer, code to splat the integer across the entire vector is generated followed by the non-immediate form of the instruction. For example, if  $b$  is an integer of unknown value, the constant area is loaded with the shuffle pattern (0x10203, 0x10203, 0x10203, 0x10203) at “CONST\_AREA, offset” and the following instructions are generated:

```

LQD    pattern, CONST_AREA, offset
SHUFB  b, b, b, pattern
A      d, a, b

```

## 2.2.2. Notations and Conventions

The remaining documentation describing the generic intrinsics uses the following rules and naming conventions:

- The table associated with each generic intrinsic specifies the supported input types.
- For intrinsics with scalar operands, only the immediate form of the instruction is shown. The other forms can be deduced in accordance with the rules discussed in section “2.2.1. Mapping Intrinsics with Scalar Operands.”
- Some intrinsics, whether specific or generic, map to assembly instructions that do not uniquely specify all input and output registers. Instead, an input register also serves as the output register. Examples of these assembly instructions include `ACI`, `DFMS`, `MPYHHA`, and `SBI`. For these intrinsics, the notation `rt <--- c` is used to imply that a register-to-register copy (copy  $c$  to  $rt$ ) might be required to satisfy the semantics of the intrinsic, depending on the inputs and outputs. No copies will be generated if input  $c$  is the same as output  $d$ .
- Generic intrinsics that do not map to specific intrinsics are identified by the acronym “N/A” (not applicable) in the Specific Intrinsics column of the respective table.

## 2.3. Constant Formation Intrinsics

### **spu\_splats: splat scalar to vector**

```
d = spu_splats(a)
```

A single scalar value is replicated across all elements of a vector of the same type. The result is returned in vector *d*.

Table 2-10: Replicate (Splat) a Scalar across a Vector

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned char	unsigned char	N/A	SHUFB d, a, a, pattern
vector signed char	signed char		
vector unsigned short	unsigned short		
vector signed short	signed short		
vector unsigned int	unsigned int		
vector signed int	signed int		
vector unsigned long long	unsigned long long		
vector signed long long	signed long long		
vector float	float		
vector double	double		
vector unsigned char	unsigned char (literal)		IL d, a or ILA d, a or ILH d, a&0xFFFF or ILHU d, a>>16 or ILHU d, a>>16; IOHL d, a or FSMBI d, a
vector signed char	signed char (literal)		
vector unsigned short	unsigned short (literal)		
vector signed short	signed short (literal)		
vector unsigned int	unsigned int (literal)		
vector signed int	signed int (literal)		
vector unsigned long long	unsigned long long (literal)		
vector signed long long	signed long long (literal)		
vector float	float (literal)		
vector double	double (literal)		

## 2.4. Conversion Intrinsics

### spu\_convtf: vector convert to float

```
d = spu_convtf(a, scale)
```

Each element of vector *a* is converted to a floating-point value and divided by  $2^{\text{scale}}$ . The allowable range for *scale* is 0 to 127. Values outside this range are flagged as an error and compilation is terminated. The result is returned in vector *d*.

Table 2-11: Convert an Integer Vector to a Vector Float

d	a	scale	Specific Intrinsics	Assembly Mapping
vector float	vector unsigned int	unsigned int	$d = \text{si\_cuflt}(a, \text{scale})$	CUFLT d, a, scale
vector float	vector signed int	(7-bit literal)	$d = \text{si\_csflt}(a, \text{scale})$	CSFLT d, a, scale

### spu\_convts: convert floating point vector to signed integer vector

```
d = spu_convts(a, scale)
```

Each element of vector *a* is scaled by  $2^{\text{scale}}$ , and the result is converted to a signed integer. If the intermediate result is greater than  $2^{31}-1$ , the result saturates to  $2^{31}-1$ . If the intermediate value is less than  $-2^{31}$ , the result saturates to  $-2^{31}$ . The allowable range for *scale* is 0 to 127. Values outside this range are flagged as an error and compilation is terminated. The results are returned in the corresponding elements of vector *d*.

Table 2-12: Convert a Vector Float to a Signed Integer Vector

d	a	scale	Specific Intrinsics	Assembly Mapping
vector signed int	vector float	unsigned int (7-bit literal)	$d = \text{si\_cflts}(a, \text{scale})$	CFLTS d, a, scale

### spu\_convtu: convert floating-point vector to unsigned integer vector

```
d = spu_convtu(a, scale)
```

Each element of vector *a* is scaled by  $2^{\text{scale}}$  and the result is converted to an unsigned integer. If the intermediate result is greater than  $2^{32}-1$ , the result saturates to  $2^{32}-1$ . If the intermediate value is negative, the result saturates to zero. The allowable range for *scale* is 0 to 127. Values outside this range are flagged as an error and compilation is terminated; otherwise, the result is returned in the corresponding element of vector *d*.

Table 2-13: Convert a Vector Float to an Unsigned Integer Vector

d	a	scale	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector float	unsigned int (7-bit literal)	$d = \text{si\_cftu}(a, \text{scale})$	CFLTU d, a, scale

**spu\_extend: sign extend vector**

```
d = spu_extend(a)
```

For a fixed-point vector  $a$ , each odd element of vector  $a$  is sign extended and returned in the corresponding element of vector  $d$ . For a floating-point vector, each even element of  $a$  is sign extended and returned in the corresponding element of  $d$ .

Table 2-14: Sign Extend Vector Elements

d	a	Specific Intrinsics	Assembly Mapping
vector signed short	vector signed char	$d = \text{si\_xsbh}(a)$	XSBH d, a
vector signed int	vector signed short	$d = \text{si\_xshw}(a)$	XSHW d, a
vector signed long long	vector signed int	$d = \text{si\_xswd}(a)$	XSWD d, a
vector double	vector float	$d = \text{si\_fesd}(a)$	FESD d, a

**spu\_roundtf: round vector double to vector float**

```
d = spu_roundtf(a)
```

Each doubleword element of vector  $a$  is rounded to a single-precision floating-point value and placed in the even element of vector  $d$ . Zeros are placed in the odd elements of  $d$ .

Table 2-15: Round a Vector Double to a Float

d	a	Specific Intrinsics	Assembly Mapping
vector float	vector double	$d = \text{si\_frds}(a)$	FRDS d, a

**2.5. Arithmetic Intrinsics****spu\_add: vector add**

```
d = spu_add(a, b)
```

Each element of vector  $a$  is added to the corresponding element of vector  $b$ . If  $b$  is a scalar, the scalar value is replicated for each element and then added to  $a$ . Overflows and carries are not detected, and no saturation is performed. The results are returned in the corresponding elements of vector  $d$ .

Table 2-16: Vector Add

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	$d = \text{si\_a}(a, b)$	A d, a, b
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed short	vector signed short	vector signed short	$d = \text{si\_ah}(a, b)$	AH d, a, b
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed int	vector signed int	10-bit signed int (literal)	$d = \text{si\_ai}(a, b)$	AI d, a, b



d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector unsigned int			
vector signed int	vector signed int	int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector unsigned int	vector unsigned int	unsigned int		
vector signed short	vector signed short	10-bit signed short (literal)	$d = \text{si\_ahi}(a, b)$	AHI d, a, b
vector unsigned short	vector unsigned short			
vector signed short	vector signed short	short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector unsigned short	vector unsigned short	unsigned short		
vector float	vector float	vector float	$d = \text{si\_fa}(a, b)$	FA d, a, b
vector double	vector double	vector double	$d = \text{si\_dfa}(a, b)$	DFA d, a, b

#### spu\_addx: vector add extended

$d = \text{spu\_addx}(a, b, c)$

Each element of vector  $a$  is added to the corresponding element of vector  $b$  and to the least significant bit of the corresponding element of vector  $c$ . The result is returned in the corresponding element of vector  $d$ .

Table 2-17: Vector Add Extended

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int	$d = \text{si\_addx}(a, b, c)$	rt <--- c ADDX rt, a, b d <--- rt
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		

#### spu\_genb: vector generate borrow

$d = \text{spu\_genb}(a, b)$

Each element of vector  $b$  is subtracted from the corresponding element of vector  $a$ . The resulting borrow out is placed in the least significant bit of the corresponding element of vector  $d$ . The remaining bits of  $d$  are set to 0.

Table 2-18: Vector Generate Borrow

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	$d = \text{si\_bg}(b, a)$	BG rt, b, a
vector unsigned int	vector unsigned int	vector unsigned int		

**spu\_genbx: vector generate borrow extended**

```
d = spu_genbx(a, b, c)
```

Each element of vector *b* is subtracted from the corresponding element of vector *a*. An additional 1 is subtracted from the result if the least significant bit of the corresponding element of vector *c* is 0. If the result is less than 0, a 1 is placed in the corresponding element of vector *d*; otherwise, a 0 is placed in the corresponding element of *d*.

Table 2-19: Vector Generate Borrow Extended

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int	$d = \text{si\_bgx}(b, a, c)$	rt <--- c BGX rt, b, a d <--- rt
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		

**spu\_genc: vector generate carry**

```
d = spu_genc(a, b)
```

Each element of vector *a* is added to the corresponding element of vector *b*. The resulting carry out is placed in the least significant bit of the corresponding element of vector *d*. The remaining bits of *d* are set to 0.

Table 2-20: Vector Generate Carry

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	$d = \text{si\_cg}(a, b)$	CG rt, a, b
vector unsigned int	vector unsigned int	vector unsigned int		

**spu\_gencx: vector generate carry extended**

```
d = spu_gencx(a, b, c)
```

Each element of vector *a* is added to the corresponding element of vector *b* and the least significant bit of the corresponding element of vector *c*. The resulting carry out is placed in the least significant bit of the corresponding element of vector *d*. The remaining bits of *d* are set to 0.

Table 2-21: Vector Generate Carry Extended

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int	$d = \text{si\_cgx}(a, b, c)$	rt <--- c CGX rt, a, b d <--- rt
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		

**spu\_madd: vector multiply and add**

```
d = spu_madd(a, b, c)
```

Each element of vector *a* is multiplied by vector *b* and added to the corresponding element of vector *c* and returned to the corresponding element of vector *d*. For integer multiple-adds, the odd elements of vectors *a* and *b* are sign extended to 32-bit integers prior to multiplication.

Table 2-22: Vector Multiply and Add

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	vector signed int	$d = \text{si\_mpya}(a, b, c)$	MPYA d, a, b, c
vector float	vector float	vector float	vector float	$d = \text{si\_fma}(a, b, c)$	FMA d, a, b, c
vector double	vector double	vector double	vector double	$d = \text{si\_dfma}(a, b, c)$	rt <--- c DFMA rt, a, b d <--- rt

### spu\_mhhadd: vector multiply high high and add

```
d = spu_mhhadd(a, b, c)
```

Each even element of vector *a* is multiplied the corresponding even element of vector *b*, and the 32-bit result is added to the corresponding element of vector *c* and returned in the corresponding element of vector *d*.

Table 2-23: Vector Multiply High High and Add

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	vector signed int	$d = \text{si\_mpyhha}(a, b, c)$	rt <--- c MPYHHA rt, a, b d <--- rt
vector unsigned int	vector unsigned short	vector unsigned short	vector unsigned int	$d = \text{si\_mpyhhaui}(a, b, c)$	rt <--- c MPYHHAUI rt, a, b d <--- rt

### spu\_msub: vector multiply and subtract

```
d = spu_msub(a, b, c)
```

Each element of vector *a* is multiplied by the corresponding element of vector *b*, and the corresponding element of vector *c* is subtracted from the product. The result is returned in vector *d*.

Table 2-24: Vector Multiply and Subtract

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector float	vector float	vector float	vector float	$d = \text{si\_fms}(a, b, c)$	FMS rt, a, b, c
vector double	vector double	vector double	vector double	$d = \text{si\_dfms}(a, b, c)$	rt <--- c DFMS rt, a, b d <--- rt

### spu\_mul: vector multiply

```
d = spu_mul(a, b)
```

Each element of vector *a* is multiplied by the corresponding element of vector *b* and returned in the corresponding element of vector *d*.

Table 2-25: Multiply Floating-Point Elements

d	a	b	Specific Intrinsics	Assembly Mapping
vector float	vector float	vector float	$d = \text{si\_fm}(a, b)$	FM d, a, b
vector double	vector double	vector double	$d = \text{si\_dfm}(a, b)$	DFM d, a, b

**spu\_mulh: vector multiply high**

```
d = spu_mulh(a, b)
```

Each even element of vector *a* is multiplied by the next (odd) element of vector *b*. The product is shifted left by 16 bits and stored in the corresponding element of vector *d*. Bits shifted out at the left are discarded. Zeros are shifted in at the right.

Table 2-26: Vector Multiply High

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	$d = \text{si\_mpyh}(a, b)$	MPYH d, a, b

**spu\_mule: vector multiply even**

```
d = spu_mule(a, b)
```

Each even element of vector *a* is multiplied by the corresponding even element of vector *b*, and the 32-bit result is put to the corresponding element of vector *d*.

Table 2-27: Multiply Four (16-bit) Even-Numbered Integer Elements

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	$d = \text{si\_mpyhh}(a, b)$	MPYHH d, a, b
vector unsigned int	vector unsigned short	vector unsigned short	$d = \text{si\_mpyhhu}(a, b)$	MPYHHU d, a, b

**spu\_mulo: vector multiply odd**

```
d = spu_mulo(a, b)
```

Each odd-number element of vector *a* is multiplied by the corresponding element of vector *b*. If *b* is a scalar, the scalar value is replicated for each element and then multiplied by *a*. The results are returned in vector *d*.

Table 2-28: Multiply Four (16-bit) Odd-Numbered Integer Elements

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	$d = \text{si\_mpy}(a, b)$	MPY d, a, b
		10-bit signed short (literal)	$d = \text{si\_mpyi}(a, b)$	MPYI d, a, b
		signed short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector unsigned int	vector unsigned short	vector unsigned short	$d = \text{si\_mpyu}(a, b)$	MPYU d, a, b

d	a	b	Specific Intrinsics	Assembly Mapping
		10-bit signed short (literal)	$d = \text{si\_mpyui}(a, b)$	MPYUI d, a, b
		unsigned short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	

### spu\_mulsr: vector multiply and shift right

```
d = spu_mulsr(a, b)
```

Each odd element of vector *a* is multiplied by the corresponding odd element of vector *b*. The leftmost 16 bits of the 32-bit resulting product is sign extended and returned in the corresponding 32-bit element of vector *d*.

Table 2-29: Vector Multiply and Shift Right

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	$d = \text{si\_mpys}(a, b)$	MPYS d, a, b

### spu\_nmadd: negative vector multiply and add

```
d = spu_nmadd(a, b, c)
```

Each element of vector *a* is multiplied by the corresponding element in vector *b* and then added to the corresponding element of vector *c*. The result is negated and returned in the corresponding element of vector *d*.

Table 2-30: Negative Vector Multiply and Add

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector double	vector double	vector double	vector double	$d = \text{si\_dfnma}(a, b, c)$	rt <-- c DFNMA rt, a, b d <-- rt

### spu\_nmsub: negative vector multiply and subtract

```
d = spu_nmsub(a, b, c)
```

Each element of vector *a* is multiplied by the corresponding element in vector *b*. The result is subtracted from the corresponding element in *c* and returned in the corresponding element of vector *d*.

Table 2-31: Negative Vector Multiply and Subtract

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector float	vector float	vector float	vector float	$d = \text{si\_fnms}(a, b, c)$	FNMS d, a, b, c
vector double	vector double	vector double	vector double	$d = \text{si\_dfnms}(a, b, c)$	rt <--- c DFNMS rt, a, b d <--- rt

### spu\_re: vector floating-point reciprocal estimate

```
d = spu_re(a)
```

For each element of vector  $a$ , an estimate of its floating-point reciprocal is computed, and the result is returned in the corresponding element of vector  $d$ . The resulting estimate is accurate to 12 bits.

Table 2-32: Vector Floating-Point Reciprocal Estimate

d	a	Specific Intrinsics	Assembly Mapping
vector float	vector float	$t = \text{si\_frest}(a)$ $d = \text{si\_fi}(a, t)$	FREST d, a FI d, a, d

**spu\_rsqste: vector floating-point reciprocal square root estimate**

```
d = spu_rsqste(a)
```

For each element of vector  $a$ , an estimate of its floating-point reciprocal square root is computed, and the result is returned in the corresponding element of vector  $d$ . The resulting estimate is accurate to 12 bits.

Table 2-33: Vector Reciprocal Square Root Estimate

d	a	Specific Intrinsics	Assembly Mapping
vector float	vector float	$t = \text{si\_frsquest}(a)$ $d = \text{si\_fi}(a, t)$	FRSQUEST d, a FI d, a, d

**spu\_sub: vector subtract**

```
d = spu_sub(a, b)
```

Each element of vector  $b$  is subtracted from the corresponding element of vector  $a$ . If  $a$  is a scalar, the scalar value is replicated for each element of  $a$ , and then  $b$  is subtracted from the corresponding element of  $a$ . Overflows and carries are not detected. The results are returned in the corresponding elements of vector  $d$ .

Table 2-34: Vector Subtract

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed short	vector signed short	vector signed short	$d = \text{si\_sfh}(a, b)$	SFH d, a, b
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed int	vector signed int	vector signed int	$d = \text{si\_sf}(a, b)$	SF d, a, b
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	10-bit signed int (literal)	vector signed int	$d = \text{si\_sfi}(a, b)$	SFI d, a, b
vector unsigned int		vector unsigned int		
vector signed int	int	vector signed int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector unsigned int	unsigned int	vector unsigned int		
vector signed short	10-bit signed short (literal)	vector signed short	$d = \text{si\_sfhi}(a, b)$	SFHI d, a, b
vector unsigned short		vector unsigned short		

d	a	b	Specific Intrinsics	Assembly Mapping
vector signed short	short	vector signed short	See section "2.2.1. Mapping Intrinsics with Scalar Operands."	
vector unsigned short	unsigned short	vector unsigned short		
vector float	vector float	vector float	$d = \text{si\_fs}(a, b)$	FS d, a, b
vector double	vector double	vector double	$d = \text{si\_dfs}(a, b)$	DFS d, a, b

### spu\_subx: vector subtract extended

```
d = spu_subx(a, b, c)
```

Each element of vector  $b$  is subtracted from the corresponding element of vector  $a$ . An additional 1 is subtracted from the result if the least significant bit of the corresponding element of vector  $c$  is 0. The final result is returned in the corresponding element of vector  $d$ .

Table 2-35: Vector Subtract Extended

d	a	b	c	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int	$d = \text{si\_sfx}(b, a, c)$	rt <--- c SFX rt, b, a d <--- rt
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		

## 2.6. Byte Operation Intrinsics

### spu\_absd: element-wise absolute difference

```
d = spu_absd(a, b)
```

Each element of vector  $a$  is subtracted from the corresponding element of vector  $b$ , and the absolute value of the result is returned in the corresponding element of vector  $d$ .

Table 2-36: Absolute Difference of Sixteen (8-bit) Unsigned Integer Elements

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_absdb}(a, b)$	ABSDB d, a, b

### spu\_avg: average of two vectors

```
d = spu_avg(a, b)
```

Each element of vector  $a$  is added to the corresponding element of vector  $b$  plus 1. The result is shifted to the right by 1 bit and placed in the corresponding element of vector  $d$ .

Table 2-37: Average Sixteen (8-bit) Integer Elements

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_avgb}(a, b)$	AVGB d, a, b

**spu\_sumb: sum bytes into shorts**

```
d = spu_sumb(a, b)
```

Each four elements of *b* are summed and returned in the corresponding even elements of vector *d*. Each four elements of *a* are summed and returned in the corresponding odd elements of *d*.

Table 2-38: Sum Sixteen (8-bit) Unsigned Integer Elements

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned short	vector unsigned char	vector unsigned char	$d = \text{si\_sumb}(a, b)$	SUMB d, a, b

**2.7. Compare, Branch and Halt Intrinsics****spu\_bisled: branch indirect and set link if external data**

```
(void) spu_bisled(func)
(void) spu_bisled_d(func)
(void) spu_bisled_e(func)
```

The count value of channel 0 (event status) is examined. If it is zero, execution continues with the next sequential instruction. If it is non-zero, the function *func* is called. The parameter *func* is the name of, or pointer to, a parameter-less function with no return value. If *func* is called, the *spu\_bisled\_d* and *spu\_bisled\_e* forms of the intrinsic do one of the following actions:

- Disable interrupts – use *spu\_bisled\_d*
- Enable interrupts – use *spu\_bisled\_e*

**Programming Note:** Because the bisled instruction is assumed to behave as a synchronous software interrupt, standard calling conventions are not observed because all volatile registers must be considered non-volatile by the bisled target function, *func*. See the *SPU Application Binary Interface Specification* for additional details about standard calling conventions.

With respect to branch prediction, it is assumed that *func* is not called. Therefore, a branch hint instruction will not be inserted as a result of the *spu\_bisled* intrinsic.

Table 2-39: Branch Indirect and Set Link If External Data

Generic Intrinsic Form	func	Specific Intrinsics	Assembly Mapping
<i>spu_bisled</i>	void (*func) ()	<i>si_bisled(func)</i>	BISLED \$LR, func
<i>spu_bisled_d</i>		<i>si_bisledd(func)</i>	BISLEDD \$LR, func
<i>spu_bisled_e</i>		<i>si_bislede(func)</i>	BISLEDE \$LR, func

**spu\_cmpabseq: element-wise compare absolute equal**

```
d = spu_cmpabseq(a, b)
```

The absolute value of each element of vector *a* is compared with the absolute value of the corresponding element of vector *b*. If the absolute values are equal, the corresponding element of vector *d* is set to all ones; otherwise, the corresponding element of *d* is set to all zeros.

Table 2-40: Compare Absolute Equal Element by Element

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned	vector float	vector float	$d = \text{si\_fcmeq}(a, b)$	FCMEQ d, a, b



d	a	b	Specific Intrinsics	Assembly Mapping
int				

### spu\_cmpabsgt: element-wise compare absolute greater than

```
d = spu_cmpabsgt(a, b)
```

The absolute value of each element of vector *a* is compared with the absolute value of the corresponding element of vector *b*. If the element of *a* is greater than the element of *b*, the corresponding element of vector *d* is set to all ones; otherwise, the corresponding element of *d* is set to all zeros.

Table 2-41: Compare Absolute Greater Than Element by Element

c	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector float	vector float	$d = \text{si\_fcmgt}(a, b)$	FCMGT d, a, b

### spu\_cmpeq: element-wise compare equal

```
d = spu_cmpeq(a, b)
```

Each element of vector *a* is compared with the corresponding element of vector *b*. If *b* is a scalar, the scalar value is first replicated for each element, and then *a* and *b* are compared. If the operands are equal, all bits of the corresponding element of vector *d* are set to one. If they are unequal, all bits of the corresponding element of *d* are set to zero.

Table 2-42: Compare Equal Element by Element

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector signed char	vector signed char	$d = \text{si\_ceqb}(a, b)$	CEQb d, a, b
	vector unsigned char	vector unsigned char		
vector unsigned short	vector signed short	vector signed short	$d = \text{si\_ceqh}(a, b)$	CEQH d, a, b
	vector unsigned short	vector unsigned short		
vector unsigned int	vector signed int	vector signed int	$d = \text{si\_ceq}(a, b)$	CEQ d, a, b
	vector unsigned int	vector unsigned int		
		vector float	vector float	$d = \text{si\_fceq}(a, b)$
vector unsigned char	vector signed char	10-bit signed int (literal)	$d = \text{si\_ceqbi}(a, b)$	CEQBI d, a, b
	vector unsigned char			
	vector signed char	signed char	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
	vector unsigned char	unsigned char		
vector unsigned short	vector signed short	10-bit signed int (literal)	$d = \text{si\_ceqhi}(a, b)$	CEQHI d, a, b

d	a	b	Specific Intrinsics	Assembly Mapping
	vector unsigned short			
	vector signed short	signed short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
	vector unsigned short	unsigned short		
vector unsigned int	vector signed int	10-bit signed int (literal)	$d = \text{si\_ceqi}(a, b)$	CEQI d, a, b
	vector unsigned int			
	vector signed int	signed int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
	vector unsigned int	unsigned int		

**spu\_cmpgt: element-wise compare greater than**

```
d = spu_cmpgt(a, b)
```

Each element of vector *a* is compared with the corresponding element of vector *b*. If *b* is a scalar, the scalar value is replicated for each element and then *a* and *b* are compared. If the element of *a* is greater than the corresponding element of *b*, all bits of the corresponding element of vector *d* are set to one; otherwise, all bits of the corresponding element of *d* are set to zero.

Table 2-43: Compare Greater Than Element by Element

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector signed char	vector signed char	$d = \text{si\_cgtb}(a, b)$	CGTB d, a, b
		10-bit signed int (literal)	$d = \text{si\_cgtbi}(a, b)$	CGTBI d, a, b
		signed char	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
	vector unsigned char	vector unsigned char	$d = \text{si\_clgtb}(a, b)$	CLGTB d, a, b
		10-bit signed int (literal)	$d = \text{si\_clgtbi}(a, b)$	CLGTBI d, a, b
		unsigned char	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector unsigned short	vector signed short	vector signed short	$d = \text{si\_cgth}(a, b)$	CGTH d, a, b
		10-bit signed int (literal)	$d = \text{si\_cgthi}(a, b)$	CGTHI d, a, b
		signed short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
	vector unsigned short	vector unsigned short	$d = \text{si\_clgth}(a, b)$	CLGTH d, a, b
		10-bit signed int (literal)	$d = \text{si\_clgthi}(a, b)$	CLGTHI d, a, b
		unsigned short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector signed int	vector signed int	$d = \text{si\_cgt}(a, b)$	CGT d, a, b
		10-bit signed int (literal)	$d = \text{si\_cgti}(a, b)$	CGTI d, a, b
		signed int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
	vector unsigned int	vector unsigned int	$d = \text{si\_clgt}(a, b)$	CLGT d, a, b
		10-bit signed int (literal)	$d = \text{si\_clgti}(a, b)$	CLGTI d, a, b
		unsigned int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
	vector float	vector float	$d = \text{si\_fcgt}(a, b)$	FCGT d, a, b

### spu\_hcmpeq: halt if compare equal

```
(void) spu_hcmpeq(a, b)
```

The contents of *a* and *b* are compared. If they are equal, execution is halted.

Table 2-44: Halt If Compare Equal

a	b	Specific Intrinsics	Assembly Mapping <sup>1, 2</sup>
int	int (non-literal)	$\text{si\_heq}(a, b)$	HEQ rt, a, b
unsigned int	unsigned int (non-literal)		
int	10-bit signed int (literal)	$\text{si\_heqi}(a, b)$	HEQI rt, a, b
unsigned int			

<sup>1</sup> Immediate values that cannot be represented as a 10-bit signed value are constructed similar to the method described in section “2.2.1. Mapping Intrinsics with Scalar Operands” on page 14.

<sup>2</sup> The false target parameter *rt* is optimally chosen depending on the register usage of neighboring instructions.

**spu\_hcmpgt: halt if compare greater than**

```
(void) spu_hcmpgt(a, b)
```

The contents of *a* and *b* are compared. If *a* is greater than *b*, execution is halted.

Table 2-45: Halt If Compare Greater Than

a	b	Specific Intrinsics	Assembly Mapping <sup>1,2</sup>
int	int (non-literal)	si_hgt( <i>a</i> , <i>b</i> )	HGT rt, a, b
unsigned int	unsigned int (non-literal)	si_hlgt( <i>a</i> , <i>b</i> )	HLGT rt, a, b
int	10-bit signed int (literal)	si_hgti( <i>a</i> , <i>b</i> )	HGTI rt, a, b
unsigned int	10-bit signed int (literal)	si_hlgti( <i>a</i> , <i>b</i> )	HLGTI rt, a, b

<sup>1</sup> Immediate values that cannot be represented as 10-bit signed values are constructed in a way similar to the method described in section “2.2.1. Mapping Intrinsics with Scalar Operands” on page 14.

<sup>2</sup> The false target parameter *rt* is optimally chosen depending on the register usage of neighboring instructions.

**2.8. Bits and Mask Intrinsics****spu\_cntb: vector count ones for bytes**

```
d = spu_cntb(a)
```

For each element of vector *a*, the number of ones are counted, and the count is placed in the corresponding element of vector *d*.

Table 2-46: Count Ones for Bytes

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	si_cntb	CNTB d, a
	vector signed char		

**spu\_cntlz: vector count leading zeros**

```
d = spu_cntlz(a)
```

For each element of vector *a*, the number of leading zeros is counted, and the resulting count is placed in the corresponding element of vector *d*.

Table 2-47: Count Leading Zero for Words

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector signed int	<i>d</i> = si_clz( <i>a</i> )	CLZ d, a
	vector unsigned int		
	vector float		

### spu\_gather: gather bits from elements

```
d = spu_gather(a)
```

The rightmost bit (LSB) of each element of vector *a* is gathered, concatenated, and returned in the rightmost bits of element 0 of vector *d*. For a byte vector, 16 bits are gathered; for a halfword vector, 8 bits are gathered; and for a word vector, 4 bits are gathered. The remaining bits of element 0 of *d* and all other elements of that vector are zeroed.

Table 2-48: Gather Bits from a Vector of Bytes, Halfwords, or Words

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector unsigned char	$d = \text{si\_gbb}(a)$	GBB d, a
	vector signed char		
	vector unsigned short	$d = \text{si\_gbh}(a)$	GBH d, a
	vector signed short		
	vector unsigned int	$d = \text{si\_gb}(a)$	GB d, a
	vector signed int		
	vector float		

### spu\_maskb: form select byte mask

```
d = spu_maskb(a)
```

For each of the least significant 16 bits of *a*, each bit is replicated 8 times, producing a 128-bit vector mask that is returned in vector *d*.

Table 2-49: Form Selection Mask for a Vector of Bytes

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned char	unsigned short	$d = \text{si\_fsmb}(a)$	FSMB d, a
	signed short		
	unsigned int		
	signed int		
	16-bit unsigned int (literal)	$d = \text{si\_fsmbi}(a)$	FSMBI d, a

### spu\_maskh: form select halfword mask

```
d = spu_maskh(a)
```

For each of the least significant 8 bits of *a*, each bit is replicated 16 times, producing a 128-bit vector mask that is returned in vector *d*.

Table 2-50: Form Selection Mask for Vector of Halfwords

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned short	unsigned char	$d = \text{si\_fsmh}(a)$	FSMH d, a
	signed char		
	unsigned short		
	signed short		
	unsigned int		
	signed int		

**spu\_maskw: form select word mask**

```
d = spu_maskw(a)
```

For each of the least significant 4 bits of *a*, each bit is replicated 32 times, producing a 128-bit vector mask that is returned in vector *d*.

Table 2-51: Form Selection Mask for Vector of Words

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned int	unsigned char	$d = \text{si\_fsm}(a)$	FSM d, a
	signed char		
	unsigned short		
	signed short		
	unsigned int		
	signed int		

**spu\_sel: select bits**

```
d = spu_sel(a, b, pattern)
```

For each bit in the 128-bit vector *pattern*, the corresponding bit from either vector *a* or vector *b* is selected. If the bit is 0, the bit from *a* is selected; otherwise, the bit from *b* is selected. The result is returned in vector *d*.

Table 2-52: Select Bits from Vector of Bytes

d	a	b	pattern	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_selb}(a, b, \text{pattern})$	SELB d, a, b, c
vector signed char	vector signed char	vector signed char			
vector unsigned short	vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int			
vector float	vector float	vector float			
vector unsigned long long	vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long			
vector double	vector double	vector double			

### spu\_shuffle: shuffle bytes of a vector

```
d = spu_shuffle(a, b, pattern)
```

For each byte of *pattern*, the byte is examined, and a byte is produced, as shown in Figure 2-2. The result is returned in the corresponding byte of vector *d*.

Figure 2-2: Shuffle Pattern

Value in the Byte of Pattern (in binary)	Resulting Byte
10xxxxxx	0x00
110xxxxx	0xFF
111xxxxx	0x80
otherwise	the byte of (a   b) addressed by the rightmost 5 bits of pattern

Table 2-53: Shuffle Two Vectors of Bytes

d	a	b	pattern	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_shufb}(a, b, \text{pattern})$	SHUFB d, a, b, pattern
vector signed char	vector signed char	vector signed char			
vector unsigned short	vector unsigned short	vector unsigned short			
vector signed short	vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector unsigned int			
vector signed int	vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long	vector signed long long			
vector float	vector float	vector float			
vector double	vector double	vector double			

## 2.9. Logical Intrinsics

### spu\_and: vector bit-wise AND

```
d = spu_and(a, b)
```

Each bit of vector *a* is logically ANDed with the corresponding bit of vector *b*. If *b* is a scalar, the scalar value is first replicated for each element, and then *a* and *b* are ANDed. The results are returned in the corresponding bit of vector *d*.

Table 2-54: Vector Bit-Wise AND

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_and}(a, b)$	AND d, a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		
vector unsigned char	vector unsigned char	10-bit signed int (literal)	$d = \text{si\_andbi}(a, b)$	ANDBI d, a, b
vector signed char	vector signed char			
vector unsigned char	vector unsigned char	unsigned char	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed char	vector signed char	signed char		
vector unsigned short	vector unsigned short	10-bit signed int (literal)	$d = \text{si\_andhi}(a, b)$	ANDHI d, a, b
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	unsigned short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	



d	a	b	Specific Intrinsics	Assembly Mapping
vector signed short	vector signed short	signed short		
vector unsigned int	vector unsigned int	10-bit signed int (literal)	$d = \text{si\_andi}(a, b)$	ANDI d, a, b
vector signed int	vector signed int			
vector unsigned int	vector unsigned int	unsigned int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed int	vector signed int	signed int		

### spu\_andc: vector bit-wise AND with complement

```
d = spu_andc(a, b)
```

Each bit of vector *a* is ANDed with the complement of the corresponding bit of vector *b*. The result is returned in the corresponding bit of vector *d*.

Table 2-55: Vector Bit-Wise AND with Complement

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_andc}(a, b)$	ANDC d, a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

**spu\_eqv: vector bit-wise equivalent**

```
d = spu_eqv(a, b)
```

Each bit of vector *a* is compared with the corresponding bit of vector *b*. The corresponding bit of vector *d* is set to 1 if the bits in *a* and *b* are equivalent; otherwise, the bit is set to 0.

Table 2-56: Vector Bit-Wise Equivalent

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_eqv}(a, b)$	EQV d, a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

**spu\_nand: vector bit-wise complement of AND**

```
d = spu_nand(a, b)
```

Each bit of vector *a* is ANDed with the corresponding bit of vector *b*. The complement of the result is returned in the corresponding bit of vector *d*.

Table 2-57: Vector Bit-Wise Complement of AND

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_nand}(a, b)$	NAND d,a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

### spu\_nor: vector bit-wise complement of OR

```
d = spu_nor(a, b)
```

Each bit of vector *a* is ORed with the corresponding bit of vector *b*. The complement of the result is returned in the corresponding bit of vector *d*.

Table 2-58: Vector Bit-Wise Complement of OR

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	<i>d</i> = si_nor( <i>a</i> , <i>b</i> )	NOR d,a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

**spu\_or: vector bit-wise OR**

$$d = \text{spu\_or}(a, b)$$

Each bit of vector *a* is logically ORed with the corresponding bit of vector *b*. If *b* is a scalar, the scalar value is first replicated for each element, and then *a* and *b* are ORed. The result is returned in the corresponding bit of vector *d*.

Table 2-59: Vector Bit-Wise OR

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = \text{si\_or}(a, b)$	OR d, a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		
vector unsigned char	vector unsigned char	10-bit signed int (literal)	$d = \text{si\_orbi}(a, b)$	ORBI d, a, b
vector signed char	vector signed char			
vector unsigned char	vector unsigned char	unsigned char	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed char	vector signed char	signed char		
vector unsigned short	vector unsigned short	10-bit signed int (literal)	$d = \text{si\_orhi}(a, b)$	ORHI d, a, b
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	unsigned short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed short	vector signed short	signed short		
vector unsigned int	vector unsigned int	10-bit signed int (literal)	$d = \text{si\_ori}(a, b)$	ORI d, a, b
vector signed int	vector signed int			
vector unsigned int	vector unsigned int	unsigned int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed int	vector signed int	signed int		

### spu\_orc: vector bit-wise OR with complement

```
d = spu_orc(a, b)
```

Each bit of vector *a* is ORed with the complement of the corresponding bit of vector *b*. The result is returned in the corresponding bit of vector *d*.

Table 2-60: Vector Bit-Wise OR with Complement

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = si\_orc(a, b)$	ORC d,a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

### spu\_orx: OR word across

```
d = spu_orx(a)
```

The four word elements of vector *a* are logically Ored. The result is returned in word element 0 of vector *d*. All other elements (1,2,3) of *d* are assigned a value of zero.

Table 2-61: OR Word Elements Across

d	a	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector unsigned int	$d = si\_orx(a)$	ORX d, a
vector signed int	vector signed int		

**spu\_xor: vector bit-wise exclusive OR**

```
d = spu_xor(a, b)
```

Each element of vector *a* is exclusive- ORed with the corresponding element of vector *b*. If *b* is a scalar, the scalar value is first replicated for each element. The result is returned in the corresponding bit of vector *d*.

Table 2-62: Vector Bit-Wise Exclusive OR

d	a	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	d = si_xor(a, b)	XOR d, a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		
vector unsigned char	vector unsigned char	10-bit signed int (literal)	d = si_xorbi(a, b)	XORBI d, a, b
vector signed char	vector signed char			
vector unsigned char	vector unsigned char	unsigned char	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed char	vector signed char	signed char		
vector unsigned short	vector unsigned short	10-bit signed int (literal)	d = si_xorhi(a, b)	XORHI d, a, b
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	unsigned short	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed short	vector signed short	signed short		
vector unsigned int	vector unsigned int	10-bit signed int (literal)	d = si_xori(a, b)	XORI d, a, b
vector signed int	vector signed int			
vector unsigned int	vector unsigned int	unsigned int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed int	vector signed int	signed int		

## 2.10. Shift and Rotate Intrinsics

### spu\_rl: element-wise rotate left

```
d = spu_rl(a, count)
```

Each element of vector *a* is rotated left by the number of bits specified by the corresponding element in vector *count*. Bits rotated out of the left end of the element are rotated in at the right end. A limited number of *count* bits are used depending on the size of the element. For halfword elements, the 4 least significant bits of *count* are used. For word elements, the 5 least significant bits of *count* are used.

The results are returned in the corresponding elements of vector *d*.

Table 2-63: Element-Wise Rotate Vector Left by Bits

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned short	vector unsigned short	vector signed short	$d = \text{si\_roth}(a, \textit{count})$	ROTH d, a, count
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector signed int	$d = \text{si\_rot}(a, \textit{count})$	ROT d, a, count
vector signed int	vector signed int			
vector unsigned short	vector unsigned short	7-bit signed int (literal)	$d = \text{si\_rothi}(a, \textit{count})$	ROTHI d, a, count
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	7-bit signed int (literal)	$d = \text{si\_roti}(a, \textit{count})$	ROTI d, a, count
vector signed int	vector signed int			
vector unsigned int	vector unsigned int	int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed int	vector signed int			

### spu\_rlmask: element-wise rotate left and mask by bits

```
d = spu_rlmask(a, count)
```

This function uses an element-wise rotate left and mask operation to perform a logical shift right (LSR) by bits of each element of vector *a*, where *count* represents the negated value, or values, of the desired corresponding right-shift amounts. (The *count* parameter can be either a vector or a scalar, as shown in Table 2-64.) For example, if scalar *count* is  $-5$ , each element of *a* is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```
For (each halfword element h in vector a){
    int bitshift = -count & 0x1F;
```

```

    h = (shift & 0x10)? 0: LSR(h,bitshift);
}

For (each word element w in vector a){
    int bitshift = -count & 0x3F;
    w = (shift & 0x20)? 0: LSR(w,bitshift);
}

```

The results are returned in the corresponding elements of vector *d*.

Table 2-64: Rotate Left and Mask Vector by Bits

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned short	vector unsigned short	vector signed short	$d = \text{si\_rothm}(a, \textit{count})$	ROTHM d, a, count
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector signed int	$d = \text{si\_rotm}(a, \textit{count})$	ROTM d, a, count
vector signed int	vector signed int			
vector unsigned short	vector unsigned short	7-bit signed int (literal)	$d = \text{si\_rothmi}(a, \textit{count})$	ROTHMI d, a, count
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	7-bit signed int (literal)	$d = \text{si\_rotmi}(a, \textit{count})$	ROTMI d, a, count
vector signed int	vector signed int			
vector unsigned int	vector unsigned int	int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed int	vector signed int			

#### **spu\_rlmaska: element-wise rotate and mask algebra by bits**

```
d = spu_rlmaska(a, count)
```

This function uses an element-wise rotate left and mask operation to perform an arithmetical shift right (ASR) of each element of vector *a*, where *count* represents the negated value, or values, of the desired corresponding right-shift amounts. (The *count* parameter can be either a vector or a scalar, as shown in Table 2-65.) For example, if scalar *count* is  $-5$ , each element of *a* is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```

For (each halfword element h in vector a){
    int bitshift = -count & 0x1F;
    h = (shift & 0x10)? 0: ASR(h,bitshift);
}

For (each word element w in vector a){
    int bitshift = -count & 0x3F;

```



```

    w = (shift & 0x20)? 0: ASR(w,bitshift);
}

```

The results are returned in the corresponding elements of vector *d*.

Table 2-65: Element-Wise Rotate Left and Mask Algebra by Bits

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned short	vector unsigned short	vector signed short	$d = \text{si\_rotmah}(a, \text{count})$	ROTMah d, a, count
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector signed int	$d = \text{si\_rotma}(a, \text{count})$	ROTMa d, a, count
vector signed int	vector signed int			
vector unsigned short	vector unsigned short	7-bit signed int (literal)	$d = \text{si\_rotmahi}(a, \text{count})$	ROTMaHi d, a, count
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	7-bit signed int (literal)	$d = \text{si\_rotmai}(a, \text{count})$	ROTMaI d, a, count
vector signed int	vector signed int			
vector unsigned int	vector unsigned int	int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed int	vector signed int			

#### spu\_rlmaskqw: rotate and mask quadword by bits

```
d = spu_rlmaskqw(a, count)
```

This function uses a rotate and mask quadword by bits operation to perform a quadword logical shift right (LSR) of up to 7 bits, where *count* represents the negated value of the desired right-shift amount. For example, if *count* is – 5, vector *a* is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```

qword spu_rlmaskqw(qword a, int count)
{
    int bitshift = -count & 0x7;
    return LSR(a,bitshift);
}

```

The resulting quadword is returned in vector *d*.

Table 2-66: Rotate Left and Mask Vector by Bits

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int	$d = \text{si\_rotqmbii}(a, \text{count})$	ROTQMBII d, a, count

d	a	count	Specific Intrinsics	Assembly Mapping
vector signed char	vector signed char	(literal )	(count = 7-bit immediate)	
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char	int (non-literal)	$d = \text{si\_rot qmbi}(a, \text{count})$	ROTQMBI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

**spu\_rmaskqwbyte: rotate and mask quadword by bytes**

```
d = spu_rmaskqwbyte(a, count)
```

This function uses a rotate and mask quadword by bytes operation to perform a quadword logical shift right (LSR) by bytes, where *count* represents the negated value of the desired byte right-shift amount. For example, if *count* is -5, vector *a* is shifted right by 5 bytes. The effect of this function is more precisely shown by the following code:

```
qword spu_rmaskqwbyte(qword a, int count)
{
    int bitshift = (-count << 3) & 0xF8;
    return LSR(a, bitshift);
}
```

The resulting quadword is returned in vector *d*.

Table 2-67: Rotate Left and Mask Quadword by Bytes

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int (literal)	$d = \text{si\_rotqmbyl}(a, \text{count})$ ( <i>count</i> = 7-bit immediate)	ROTQMBYL d, a, b
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char	int (non-literal)	$d = \text{si\_rotqmbyl}(a, \text{count})$	ROTQMBY d, a, b
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

#### spu\_rmaskqwbytebc: rotate and mask quadword by bytes from bit shift count

```
d = spu_rmaskqwbytebc(a, count)
```

This function uses a rotate and mask quadword by bytes from bit shift count operation to perform a quadword logical shift right (LSR) by bytes, where bits 24-28 of *count* represent the negated value of the desired byte right-shift amount. For example, if the bit shift *count* is -10, vector *a* is shifted right by 2 bytes. The effect of this function is more precisely shown by the following code:

```
qword spu_rmaskqwbytebc(qword a, int count)
```

```

{   int bitshift = -(count & 0xF8) & 0xF8;
    return LSR(a, bitshift);
}

```

The resulting quadword is returned in vector *d*.

**Programming Note:** The following example code shows typical usage of this function; it computes a vector *d* that is the value of vector *a* logically shifted right by *n* bits:

```

d = spu_rlmaskqwbytebc(a, 7-n);
d = spu_rlmaskqw(d, -n);

```

Table 2-68: Rotate Left and Mask Quadword by Bytes from Bit Shift Count

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int	$d = \text{si\_rotqmbysi}(a, \text{count})$	ROTQMBYBI d, a, b
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

#### spu\_rlqw: rotate quadword left by bits

```
d = spu_rlqw(a, count)
```

Vector *a* is rotated to the left by the number of bits specified by the 3 least significant bits of *count*. Bits rotated out of the left end of the vector are rotated in on the right. The result is returned in vector *d*.

Table 2-69: Rotate Quadword Left by Bits

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int (literal)	$d = \text{si\_rotqbii}(a, \text{count})$ ( <i>count</i> = 7-bit immediate)	ROTBII d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			

d	a	count	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char	int (non-literal)	$d = \text{si\_rotqbi}(a, \text{count})$	ROTBQBI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

#### spu\_rlqwbyte: quadword rotate left by bytes

```
d = spu_rlqwbyte(a, count)
```

Vector *a* is rotated to the left by the number of bytes specified by the 4 least significant bits of *count*. Bytes rotated out of the left end of the vector are rotated in on the right. The result is returned in vector *d*.

Table 2-70: Rotate Left Quadword by Bytes

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int (literal )	$d = \text{si\_rotqbyi}(a, \text{count})$ (count = 7-bit immediate)	ROTBQBYI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char	int (non-literal)	$d = \text{si\_rotqby}(a, \text{count})$	ROTBQBY d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

**spu\_rlqwbytebc: rotate left quadword by bytes from bit shift count**

```
d = spu_rlqwbytebc(a, count)
```

Vector *a* is rotated to the left by the number of bytes specified by bits 24-28 of *count*. Bytes rotated out of the left end of the vector are rotated in at the right. The result is returned in vector *d*.

Table 2-71: Rotate Left Quadword by Bytes from Bit Shift Count

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int	$d = \text{si\_rotqbybi}(a, \text{count})$	ROTBQBYBI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			

d	a	count	Specific Intrinsics	Assembly Mapping
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

### spu\_sl: element-wise shift left by bits

```
d = spu_sl(a, count)
```

Each element of vector *a* is shifted left by the number of bits specified by the corresponding element in vector *count*. If *count* is a scalar, the scalar value is first replicated for each element, and then *a* is shifted.

Bits shifted out of the left end of the element are discarded, and zeros are shifted in at the right. A limited number of *count* bits are used depending on the size of the element. For halfword elements, the 5 least significant bits of *count* are used, and for word elements, the 6 least significant bits are used. The result is returned in the corresponding bit of vector *d*.

Table 2-72: Element-Wise Shift Left Vector by Bits

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned short	vector unsigned short	vector unsigned short	$d = \text{si\_shlh}(a, \text{count})$	SHLH d, a, count
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector unsigned int	$d = \text{si\_shl}(a, \text{count})$	SHL d, a, count
vector signed int	vector signed int			
vector unsigned short	vector unsigned short	7-bit unsigned int (literal)	$d = \text{si\_shlhi}(a, \text{count})$	SHLHI d, a, count
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	unsigned int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	7-bit unsigned int (literal)	$d = \text{si\_shli}(a, \text{count})$	SHLI d, a, count
vector signed int	vector signed int			
vector unsigned int	vector unsigned int	unsigned int	See section “2.2.1. Mapping Intrinsics with Scalar Operands.”	
vector signed int	vector signed int			

**spu\_slqw: shift quadword left by bits**

```
d = spu_slqw(a, count)
```

Vector *a* is shifted left by the number of bits specified by the 3 least significant bits of *count*. Bits shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Table 2-73: Shift Left Quadword by Bits

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	unsigned int (literal)	$d = \text{si\_shlqbii}(a, \text{count})$ ( <i>count</i> = 7-bit immediate)	SHLQBII d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char	unsigned int (non-literal)	$d = \text{si\_shlqbi}(a, \text{count})$	SHLQBI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			



### spu\_slqwbyte: shift left quadword by bytes

```
d = spu_slqwbyte(a, count)
```

Vector *a* is shifted left by the number of bytes specified by the 5 least significant bits of *count*. Bytes shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Table 2-74: Shift Left Quadword by Bytes

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	unsigned int (literal)	$d = \text{si\_shlqbyi}(a, \text{count})$ ( <i>count</i> = 7-bit immediate)	SHLQBYI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char	unsigned int (non-literal)	$d = \text{si\_shlqby}(a, \text{count})$	SHLQBY d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

**spu\_slqwbytebc: shift left quadword by bytes from bit shift count**

```
d = spu_slqwbytebc(a, count)
```

Vector *a* is shifted left by the number of bytes specified by bits 24-28 of *count*. Bytes shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Table 2-75: Shift Left Quadword by Bytes from Bit Shift Count

d	a	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	unsigned int	<i>d</i> = si_slqbybi( <i>a</i> , <i>count</i> )	SHLQBYBI <i>d</i> , <i>a</i> , <i>count</i>
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

**2.11. Control Intrinsics****spu\_idisable: disable interrupts**

```
(void) spu_idisable()
```

**Programming Note:** Asynchronous interrupts are disabled. This intrinsic is considered volatile with respect to all other instructions; thus, the BID instruction will not be reordered with any other instructions.

Table 2-76: Disable Interrupts

Specific Intrinsics	Assembly Mapping
N/A	ILA <i>t</i> , <i>next_inst</i> BID <i>t</i> <i>next_inst</i> :

### spu\_ienable: enable interrupts

```
(void) spu_ienable()
```

**Programming Note:** Asynchronous interrupts are enabled. This intrinsic is considered volatile with respect to all other instructions; thus, the BIE instruction will not be reordered with any other instructions.

Table 2-77: Enable Interrupts

Specific Intrinsics	Assembly Mapping
N/A	ILA <i>t</i> , <i>next_inst</i> BIE <i>t</i> <i>next_inst</i> :

### spu\_mffpscr: move from floating-point status and control register

```
d = spu_mffpscr()
```

The floating-point status and control register (FPSCR) Special Purpose Register is read, and the contents are returned in *d*. Unused bits of the FPSCR are forced to zero.

**Programming Note:** This intrinsic is considered volatile with respect to the floating-point instructions and will not be reordered with respect to these instructions. The floating-point instructions include: *cflts*, *cfltu*, *csflt*, *cuflt*, *dfa*, *dfm*, *dfma*, *dfms*, *dfnma*, *dfnms*, *dfs*, *fa*, *fceq*, *fcgt*, *fcmeq*, *fcmgt*, *fesd*, *fi*, *fm*, *fma*, *fms*, *fnms*, *frds*, *frest*, *frsquest*, and *fscrwr*.

Table 2-78: Move from Floating-Point Status and Control Register

d	Specific Intrinsics	Assembly Mapping
vector unsigned int	<i>d</i> = <i>si_fscrrd</i> ()	FSCR RD <i>d</i>

### spu\_mfspr: move from special purpose register

```
d = spu_mfspr(register)
```

The Special Purpose Register specified by enumeration constant *register* is read, and the contents are returned in *d*.

Table 2-79: Move from Special Purpose Register

d	register	Specific Intrinsics	Assembly Mapping
unsigned int	enumeration	<i>d</i> = <i>si_to_uint</i> ( <i>si_mfspr</i> ( <i>register</i> ))	MFSPR <i>d</i> , <i>register</i>

### spu\_mtfpscr: move to floating-point status and control register

```
(void) spu_mtfpscr(a)
```

The argument *a* is written to the floating-point status and control register (FPSCR).

**Programming Note:** This intrinsic is considered volatile with respect to the floating-point instructions, and it will not be reordered with respect to these instructions.

Table 2-80: Move to Floating-Point Status and Control Register

a	Specific Intrinsics	Assembly Mapping
vector unsigned int	<i>si_fscrwr</i> ( <i>a</i> )	FSCRWR <i>rt</i> <sup>1</sup> , <i>a</i>

<sup>1</sup> The false target parameter *rt* is optimally chosen depending on register usage of neighboring instructions.

**spu\_mtspr: move to special purpose register**

```
(void) spu_mtspr(register, a)
```

The argument *a* is written to the Special Purpose Register specified by the enumeration constant *register*.

Table 2-81: Move to Special Purpose Register

register	a	Specific Intrinsic	Assembly Mapping
enumeration	unsigned int	<code>si_mtspr(register, si_from_uint(a))</code>	MTSPR register, <i>a</i>

**spu\_dsync: synchronize data**

```
(void) spu_dsync()
```

All earlier store instructions are forced to complete before proceeding. This function ensures that all stores to local store are visible to the MFC or PPU.

**Programming Note:** This intrinsic is considered volatile with respect to the store and MFC write instructions, and it will not be reordered with respect to these instructions. The store and MFC instructions include: *stqa*, *stqd*, *stqr*, *stqx*, and *wrch*.

Table 2-82: Synchronize Data

Specific Intrinsic	Assembly Mapping
<code>si_dsync()</code>	DSYNC

**spu\_stop: stop and signal**

```
(void) spu_stop(type)
```

Execution of the SPU program is stopped. The address of the *stop* instruction is placed into the least significant bits of the SPU NPC register. The signal *type* is written to the SPU status register, and the PPU is interrupted.

**Programming Note:** This intrinsic is considered volatile with respect to all instructions, and it will not be reordered with any other instructions.

Table 2-83: Stop and Signal

Specific Intrinsic	type	Assembly Mapping
<code>si_stop(type)</code>	unsigned int (14-bit literal)	STOP type

**spu\_sync: synchronize**

```
(void) spu_sync()
(void) spu_sync_c()
```

The processor waits until all pending store instructions have been completed before fetching the next sequential instruction. The `spu_sync_c` form of the intrinsic also performs channel synchronization prior to the instruction synchronization. This operation must be used following a store instruction that modifies the instruction stream.

**Programming Note:** These synchronization intrinsics are considered volatile with respect to all instructions, and they will not be reordered with any other instructions.

Table 2-84: Synchronize

Generic Intrinsic Form	Specific Intrinsics	Assembly Mapping
<code>spu_sync</code>	<code>si_sync()</code>	SYNC
<code>spu_sync_c</code>	<code>si_syncc()</code>	SYNCC

## 2.12. Channel Control Intrinsics

The channel control intrinsics each take a `channel` number as an input. Channel numbers are literal unsigned integer values in the range from 0 to 127. Table 2-85 and Table 2-86 show the respective SPU and MFC channel numbers and their associated mnemonics. For additional details on the channels, see *Cell Broadband Engine Architecture*.

**Programming Note:** The channel intrinsics must never be reordered with respect to other channel commands or volatile local store memory accesses.

Table 2-85: SPU Channel Numbers<sup>1</sup>

Channel Number	Mnemonic	Description
0	<code>SPU_RdEventStat</code>	Read event status with mask applied.
1	<code>SPU_WrEventMask</code>	Write event status mask.
2	<code>SPU_WrEventAck</code>	Write End of event processing.
3	<code>SPU_RdSigNotify1</code>	Signal notification 1.
4	<code>SPU_RdSigNotify2</code>	Signal notification 2.
7	<code>SPU_WrDec</code>	Write decrementer count.
8	<code>SPU_RdDec</code>	Read decrementer count.
11	<code>SPU_RdEventStatMask</code>	Read event status mask
13	<code>SPU_RdMachStat</code>	Read SPU run status.
14	<code>SPU_WrSRR0</code>	Write SPU machine state save/restore register 0 (SRR0).
15	<code>SPU_RdSRR0</code>	Read SPU machine state save/restore register 0 (SRR0).
28	<code>SPU_WrOutMbox</code>	Write outbound mailbox contents.
29	<code>SPU_RdInMbox</code>	Read inbound mailbox contents.
30	<code>SPU_WrOutIntrMbox</code>	Write outbound interrupt mailbox contents (interrupting PPU).

<sup>1</sup> Channel enumerants are defined in `spu_intrinsics.h`.

Table 2-86: MFC Channel Numbers<sup>1</sup>

Channel Number	Mnemonic	Description
9	<code>MFC_WrMSSyncReq</code>	Write multi-source synchronization request.
12	<code>MFC_RdTagMask</code>	Read tag mask.
16	<code>MFC_LSA</code>	Write local memory address command parameter.
17	<code>MFC_EAH</code>	Write high order DMA effective address command parameter.
18	<code>MFC_EAL</code>	Write low order DMA effective address command parameter.
19	<code>MFC_Size</code>	Write DMA transfer size command parameter.

Channel Number	Mnemonic	Description
20	MFC_TagID	Write tag identifier command parameter.
21	MFC_Cmd	Write and enqueue DMA command with associated class ID.
22	MFC_WrTagMask	Write tag mask.
23	MFC_WrTagUpdate	Write request for conditional/unconditional tag status update.
24	MFC_RdTagStat	Read tag status with mask applied.
25	MFC_RdListStallStat	Read DMA list stall and notify status.
26	MFC_WrListStallAck	Write DMA list stall and notify acknowledge.
27	MFC_RdAtomicStat	Read completion status of put line conditional command ( <code>putc</code> ).

<sup>1</sup> The MFC channels are only valid for SPU within a CBEA-compliant system. MFC channel enumerants are defined in `spu_intrinsics.h`.

### **spu\_readch: read word channel**

```
d = spu_readch(channel)
```

The word channel that is specified by `channel` is read, and the contents are placed in `d`. If the channel does not exist, a value of zero is returned.

Table 2-87: Read Word Channel

d	channel	Specific Intrinsic	Assembly Mapping
unsigned int	enumeration	<code>d = si_to_uint(si_rdch(channel))</code>	RDCH d, channel

### **spu\_readchqw: read quadword channel**

```
d = spu_readchqw(channel)
```

The quadword channel that is specified by `channel` is read, and the contents are placed in vector `d`. If the channel does not exist, a value of zero is returned.

Table 2-88: Read Quadword Channel

d	channel	Specific Intrinsic	Assembly Mapping
vector unsigned int	enumeration	<code>d = si_rchch(channel)</code>	RDCH d, channel

### **spu\_readchcnt: read channel count**

```
d = spu_readchcnt(channel)
```

A Read Count operation is performed on the channel that is specified by `channel`, and the count is placed in `d`. If the channel does not exist, a value of zero is returned in `d`.

Table 2-89: Read Channel Count

c	channel	Specific Intrinsic	Assembly Mapping
unsigned int	enumeration	<code>d = si_rchcnt(channel)</code>	RCHCNT d, channel

### spu\_writeword: write word channel

```
(void) spu_writeword(channel, a)
```

The contents of scalar *a* are written to the channel that is specified by the enumeration constant *channel*.

Table 2-90: Write Word Channel

channel	a	Specific Intrinsics	Assembly Mapping
enumeration	int	si_wrch( <i>channel</i> , <i>si_from_int(a)</i> )	WRCH channel, a
	unsigned int	si_wrch( <i>channel</i> , <i>si_from_uint(a)</i> )	

### spu\_writewordq: write quadword channel

```
(void) spu_writewordq(channel, a)
```

The contents of vector *a* are written to the channel that is specified by the enumeration constant *channel*.

Table 2-91: Write Quadword Channel

channel	a	Specific Intrinsics	Assembly Mapping
enumeration	vector unsigned char	si_wrch( <i>channel</i> , <i>a</i> )	WRCH channel, a
	vector signed char		
	vector unsigned short		
	vector signed short		
	vector unsigned int		
	vector signed int		
	vector unsigned long long		
	vector signed long long		
	vector float		
	vector double		

## 2.13. Scalar Intrinsics

All of the previous intrinsic functions perform operations only on vector data types. This section describes special utility intrinsics that allow programmers to efficiently coerce scalars to vectors, or vectors to scalars. With the aid of these intrinsics, programmers can use intrinsic functions to perform operations between vectors and scalars without having to revert to assembly language. This is especially important when there is a need to perform an operation that cannot be conveniently expressed in C, such as shuffling bytes.

### spu\_extract: extract vector element from vector

```
d = spu_extract(a, element)
```

The element that is specified by *element* is extracted from vector *a* and returned in *d*. Depending on the size of the element, only a limited number of the least significant bits of the *element* index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the element index are used, respectively.

Table 2-92: Extract Vector Element from the Specified Element

d	a	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
unsigned char	vector unsigned char	int (non-literal)	N/A	ROTQBY d, a, element ROTMI d, d, -24
signed char	vector signed char		N/A	ROTQBY d, a, element ROTMAI d, d, -24
unsigned short	vector unsigned short		N/A	SHLI t, element, 1 ROTQBY d, a, t ROTMI d, d, -16
signed short	vector signed short		N/A	SHLI t, element, 1 ROTQBY d, a, t ROTMAI d, d, -16
unsigned int	vector unsigned int		N/A	SHLI t, element, 2 ROTQBY d, a, t
signed int	vector signed int		N/A	SHLI t, element, 2 ROTQBY d, a, t
unsigned long long	vector unsigned long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
signed long long	vector signed long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
float	vector float		N/A	SHLI t, element, 2 ROTQBY d, a, t
double	vector double		N/A	SHLI t, element, 3 ROTQBY d, a, t
unsigned char	vector unsigned char	int (literal)	N/A	ROTQBYI d, a, element-3
signed char	vector signed char		N/A	
unsigned short	vector unsigned short		N/A	ROTQBYI d, a, 2*(element-1)
signed short	vector signed short		N/A	
unsigned int	vector unsigned int		N/A	ROTQBYI d, a, 4*element
signed int	vector signed int		N/A	
unsigned long long	vector unsigned long long		N/A	ROTQBYI d, a, 8*element
signed long long	vector signed long long		N/A	
float	vector float		N/A	ROTQBYI d, a, 4*element
double	vector double		N/A	ROTQBYI d, a, 8*element



<sup>1</sup> If the specified element is a known value (literal) and specifies the preferred (scalar) element, no instructions are produced. For 1 byte elements, the scalar element is 3. For 2 byte elements, the scalar element is 1. For 4 and 8 byte elements, the scalar element is 0. Sign extension may still be performed if a subsequent operation requires the resulting scalar to be cast to a larger data type. This sign extension may be deferred until the subsequent operation.

### spu\_insert: insert scalar into specified vector element

```
d = spu_insert(a, b, element)
```

Scalar *a* is inserted into the element of vector *b* that is specified by the *element* parameter, and the modified vector is returned. All other elements of *b* are unmodified. Depending on the size of the element, only a limited number of the least significant bits of the *element* index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the *element* index are used, respectively.

Table 2-93: Insert Scalar into Specified Vector Element

d	a	b	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
vector unsigned char	unsigned char	vector unsigned char	int (non-literal)	N/A	CBD t, 0(element) SHUFB d, a, b, t
vector signed char	signed char	vector signed char		N/A	
vector unsigned short	unsigned short	vector unsigned short		N/A	SHLI t, element, 1 CHD t, 0(t) SHUFB d, a, b, t
vector signed short	signed short	vector signed short		N/A	
vector unsigned int	unsigned int	vector unsigned int		N/A	SHLI t, element, 2 CWD t, 0(t) SHUFB d, a, b, t
vector signed int	signed int	vector signed int		N/A	
vector float	float	vector float		N/A	SHLI t, element, 3 CDD t, 0(t) SHUFB d, a, b, t
vector unsigned long long	unsigned long long	vector unsigned long long		N/A	
vector signed long long	signed long long	vector signed long long		N/A	
vector double	double	vector double		N/A	
vector unsigned char	unsigned char	vector unsigned char	int (literal)	N/A	LQD pat, CONST_AREA SHUFB d, a, b, pat
vector signed char	signed char	vector signed char		N/A	
vector unsigned short	unsigned short	vector unsigned short		N/A	LQD pat, CONST_AREA SHUFB d, a, b, pat
vector signed short	signed short	vector signed short		N/A	
vector unsigned int	unsigned int	vector unsigned int		N/A	LQD pat, CONST_AREA SHUFB d, a, b, pat
vector signed int	signed int	vector signed int		N/A	
vector float	float	vector float		N/A	LQD pat, CONST_AREA SHUFB d, a, b, pat
vector unsigned long long	unsigned long long	vector unsigned long long		N/A	
vector signed long long	signed long long	vector signed long long		N/A	

d	a	b	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
vector double	double	vector double		N/A	

<sup>1</sup> If the specified element is a known value (literal), a shuffle pattern can be loaded from the constant area. The contents of the pattern depend on the size of the element and the element being replaced.

### spu\_promote: promote scalar to a vector

```
d = spu_promote(a, element)
```

Scalar *a* is promoted to a vector containing *a* in the element that is specified by the *element* parameter, and the vector is returned in *d*. All other elements of the vector are undefined. Depending on the size of the element/scalar, only a limited number of the least significant bits of the *element* index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the *element* index are used, respectively.

Table 2-94: Promote Scalar to Vector

d	a	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
vector unsigned char	unsigned char	int (non-literal)	N/A	SFI t, element, 3 ROTQBY d, a, t
vector signed char	signed char		N/A	
vector unsigned short	unsigned short		N/A	SFI t, element, 1 SHLI t, t, 1 ROTQBY d, a, t
vector signed short	signed short		N/A	
vector unsigned int	unsigned int		N/A	SFI t, element, 0 SHLI t, t, 2 ROTQBY d, a, t
vector signed int	signed int		N/A	
vector float	float		N/A	
vector unsigned long long	unsigned long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
vector signed long long	signed long long		N/A	
vector double	double		N/A	
vector unsigned char	unsigned char	int (literal)	N/A	ROTQBYI d, a, (3-element)
vector signed char	signed char		N/A	
vector unsigned short	unsigned short		N/A	ROTQBYI d, a, 2*(1-element)
vector signed short	signed short		N/A	
vector unsigned int	unsigned int		N/A	ROTQBYI d, a, -4*element
vector signed int	signed int		N/A	
vector float	float		N/A	
vector unsigned long long	unsigned long long		N/A	ROTQBYI d, a, -8*element
vector signed long long	signed long long		N/A	
vector double	double		N/A	

<sup>1</sup> If the specified element is of known value (literal) and specifies the preferred (scalar) element, no instructions are produced. For 1 byte elements, the scalar element is 3. For 2 byte elements, the scalar element is 1. For 4 and 8 byte elements, the scalar element is 0.

### 3. Composite Ininsics

This chapter describes several composite intrinsics that have practical use for a wide variety of SPU programs. Composite intrinsics are those intrinsics that can be constructed from a series of low-level intrinsics. In this context, “low-level” means generic or specific. Because of the complexity of these operations, frequency of use, and scheduling constraints, the particular services are provided as intrinsics.

Composite intrinsics are DMA intrinsics. The DMA intrinsics rely heavily on the channel control intrinsics.

#### **spu\_mfcdma32: initiate DMA to/from 32-bit effective address**

```
spu_mfcdma32(ls, ea, size, tagid, cmd)
```

A DMA transfer of *size* bytes is initiated from local to system memory or from system memory to local store. The effective address that is specified by *ea* is a 32-bit virtual memory address. The local store address is specified by the *ls* parameter. The DMA request is issued using the specified *tagid*. The type and direction of DMA, bandwidth reservation, and class ID are encoded in the *cmd* parameter. For additional details about the commands and restrictions on the size of supported DMA operations, see *Cell Broadband Engine Architecture*.

Table 3-95: Initiate DMA to/from 32-Bit Effective Address

ls	ea	size	tagid	cmd	Assembly Mapping
volatile void *	unsigned int	unsigned int	unsigned int	unsigned int	spu_writeth(MFC_LSA, <i>ls</i> ) spu_writeth(MFC_EAL, <i>ea</i> ) spu_writeth(MFC_Size, <i>size</i> ) spu_writeth(MFC_TagID, <i>tagid</i> ) spu_writeth(MFC_Cmd, <i>cmd</i> )

#### **spu\_mfcdma64: initiate DMA to/from 64-bit effective address**

```
spu_mfcdma64(ls, eahi, ealow, size, tagid, cmd)
```

A DMA transfer of *size* bytes is initiated from local to system memory or from system memory to local store. The effective address that is specified by the concatenation of *eahi* and *ealow* is a 64-bit virtual memory address. The local store address is specified by the *ls* parameter. The DMA request is issued using the specified *tagid*. The type and direction of DMA, bandwidth reservation, and class ID are encoded in the *cmd* parameter. For additional details about the commands and restrictions on the size of supported DMA operations, see *Cell Broadband Engine Architecture*.

Table 3-96: Initiate DMA to/from 64-Bit Effective Address

ls	eahi	ealow	size	tagid	cmd	Assembly Mapping
volatile void *	unsigned int	unsigned int	unsigned int	unsigned int	unsigned int	spu_writeth(MFC_LSA, <i>ls</i> ) spu_writeth(MFC_EAH, <i>eahi</i> ) spu_writeth(MFC_EAL, <i>ealow</i> ) spu_writeth(MFC_Size, <i>size</i> ) spu_writeth(MFC_TagID, <i>tagid</i> ) spu_writeth(MFC_CMD, <i>cmd</i> )

#### **spu\_mfcstat: read MFC tag status**

```
d = spu_mfcstat(type)
```

The current MFC tag status is read and logically ANDed with the current tag mask, and the result is returned in *d*. The type of read to be performed is specified by the *type* parameter. If the *type* is 0, the function reads and

immediately returns the current MFC tag status. If the *type* is 1, the function reads and blocks for any outstanding MFC tags to complete, and if the *type* is 2, the function reads and blocks for all outstanding MFC tags to complete.

Table 3-97: Read MFC Tag Status

d	type	Assembly Mapping
unsigned int	unsigned int	<code>spu_writch(MFC_WrTagUpdate, type)</code> <code>d = spu_readch(MFC_RdTagStat)</code>

## 4. SPU and Vector Multimedia Extension Intrinsics

Because of differences in architecture and instruction sets, the SPU and Vector Multimedia Extension intrinsics are not compatible. To maintain portability of software, generic Vector Multimedia Extension intrinsics must be supported on the SPU, and generic SPU intrinsics must be supported on the PPU. Mapping of the specific intrinsics is not a requirement.

C++ overloaded inline functions allow the programmer to perform intrinsic mappings. These functions are defined in the `vmx2spu.h` and `spu2vmx.h` header files. The former file maps Vector Multimedia Extension to SPU intrinsics; the latter file maps SPU to Vector Multimedia Extension intrinsics.

### 4.1. Vector Multimedia Extension-to-SPU Intrinsic Mapping

#### 4.1.1. Data Types

Not all Vector Multimedia Extension data types are supported by the SPU. The Vector Multimedia Extension data types are mapped to the SPU data types, as shown in Table 4-98. Shaded entries in the table indicate the types that are not identical.

Table 4-98: Vector Multimedia Extension-to-SPU Data Type Mapping

Vector Multimedia Extension Data Type	Maps to SPU Data Type
vector unsigned char	vector unsigned char
vector unsigned short	vector unsigned short
vector unsigned int	vector unsigned int
vector signed char	vector signed char
vector signed short	vector signed short
vector signed int	vector signed int
vector float	vector float
vector bool char	vector unsigned char
vector bool short	vector unsigned short
vector bool int	vector unsigned int
vector pixel	vector unsigned short <sup>1</sup>

<sup>1</sup> Because `vec_pixel8` and `vec_bshort8` are mapped to the same base vector type (`vector unsigned short`), the overloaded functions for `vec_unpackh` and `vec_unpackh` cannot be uniquely resolved. The `SUPPORT_UNPACK_PIXEL` compilation define has been provided to select between the two unpacking operations.

#### 4.1.2. One-for-One Mapped Intrinsics

Many of the generic Vector Multimedia Extension intrinsics map one for one with generic SPU intrinsics. Table 4-99 shows the Vector Multimedia Extension intrinsics that map one for one with SPU intrinsics. Using these intrinsics results in code that can be efficiently mapped to the SPU.

Table 4-99: Vector Multimedia Extension Intrinsics That Map One for One with SPU Intrinsics

Generic Vector Multimedia Extension Intrinsic	Maps to SPU Intrinsic	For Types
<code>vec_add</code>	<code>spu_add</code>	halfwords, words, and floats (not bytes)
<code>vec_addc</code>	<code>spu_genc</code>	all
<code>vec_and</code>	<code>spu_and</code>	all
<code>vec_andc</code>	<code>spu_andc</code>	all

Generic Vector Multimedia Extension Intrinsic	Maps to SPU Intrinsic	For Types
vec_avg	spu_avg	unsigned chars
vec_cmpeq	spu_cmpeq	all
vec_cmpgt	spu_cmpgt	all
vec_cmplt	spu_cmpgt	all, requires parameter reordering
vec_ctf	spu_convtf	all
vec_cts	spu_convts	all
vec_ctu	spu_convtu	all
vec_madd	spu_madd	all
vec_mule	spu_mule	Halfword (not bytes)
vec_mulo	spu_mulo	halfword (not bytes)
vec_nmsub	spu_nmsub	all
vec_nor	spu_nor	all
vec_or	spu_or	all
vec_re	spu_re	all
vec_rl	spu_rl	halfword, words (not bytes)
vec_rsqte	spu_rsqte	all
vec_sel	spu_sel	all
vec_sub	spu_sub	halfword, word, float
vec_subc	spu_genb	all
vec_xor	spu_xor	all

## 4.2. SPU-to-Vector Multimedia Extension Intrinsic Mapping

### 4.2.1. Data Types

Not all SPU data types are supported by the PPU Vector Multimedia Extension. The SPU data types are mapped to the PPU Vector Multimedia Extension data types, as shown in Table 4-100. Shaded entries in the table indicate the types that are not identical.

Table 4-100: SPU-to-Vector Multimedia Extension Data Type Mapping

SPU Data Type	Maps to Vector Multimedia Extension Data Type
vector unsigned char	vector unsigned char
vector unsigned short	vector unsigned short
vector unsigned int	vector unsigned int
vector signed char	vector signed char
vector signed short	vector signed short
vector signed int	vector signed int
vector float	vector float
vector unsigned long long	vector bool char
vector signed long long	vector bool short
vector double	vector bool int

#### 4.2.2. One-for-One Mapped Intrinsics

Many of the generic SPU intrinsic map one for one with generic Vector Multimedia Extension intrinsics. Table 4-101 shows the SPU intrinsics that map one for one with the Vector Multimedia Extension intrinsics. Using these intrinsics will result in code that can be efficiently mapped to the PPU.

Table 4-101: SPU Intrinsics That Map One for One with Vector Multimedia Extension Intrinsics

Generic SPU Intrinsic	Maps to Vector Multimedia Extension Intrinsic	For Types
<code>spu_add</code>	<code>vec_add</code>	vector/vector (no scalar operands)
<code>spu_and</code>	<code>vec_and</code>	vector/vector (no scalar operands)
<code>spu_andc</code>	<code>vec_andc</code>	all
<code>spu_avg</code>	<code>vec_avg</code>	all
<code>spu_cmpeq</code>	<code>vec_cmpeq</code>	vector/vector (no scalar operands)
<code>spu_cmpgt</code>	<code>vec_cmpgt</code>	vector/vector (no scalar operands)
<code>spu_convtf</code>	<code>vec_ctf</code>	limited scale range (5 bits)
<code>spu_convts</code>	<code>vec_cts</code>	limited scale range (5 bits)
<code>spu_convtu</code>	<code>vec_ctu</code>	limited scale range (5 bits)
<code>spu_genb</code>	<code>vec_subc</code>	all
<code>spu_genc</code>	<code>vec_addc</code>	all
<code>spu_madd</code>	<code>vec_madd</code>	float
<code>spu_mule</code>	<code>vec_mule</code>	all
<code>spu_mulo</code>	<code>vec_mulo</code>	halfword vector/vector (no scalar operands)
<code>spu_nmsub</code>	<code>vec_nmsub</code>	float
<code>spu_nor</code>	<code>vec_nor</code>	all
<code>spu_or</code>	<code>vec_or</code>	vector/vector (no scalar operands)
<code>spu_re</code>	<code>vec_re</code>	all
<code>spu_rl</code>	<code>vec_rl</code>	vector/vector (no scalar operands)
<code>spu_rsrte</code>	<code>vec_rsrte</code>	all
<code>spu_sel</code>	<code>vec_sel</code>	all
<code>spu_sub</code>	<code>vec_sub</code>	vector/vector (no scalar operands)
<code>spu_xor</code>	<code>vec_xor</code>	vector/vector (no scalar operands)





## 5. C and C++ Standard Libraries

The C and C++ standard libraries that are required for the SPU are based on the Standard C Library described in ISO/IEC Standard 9899:1999 and the C++ Standard Library described in ISO/IEC Standard 14882:1998. However, neither library must be a fully compliant implementation of the respective ISO/IEC standard.

The proposed differences from ISO/IEC compliant implementations are due to two reasons: 1) The SPU does not have the same system resources and operating system support that are available to most stand-alone processors; and 2) the SPU hardware doesn't fully support the IEEE floating-point standard. Because of the SPU's limited operating system support, library functions that require system calls, thread facilities, and file input/output (I/O) may not be supported. Because of differences in floating-point behavior, the results of single-precision floating-point functions will probably be less accurate than defined by the Standard, and floating-point exceptions will be less reliable. Nevertheless, the standard library functions that are provided should execute fast, in most cases.

The minimum C and C++ library features that must be provided for the SPU are described in the following sections.

### 5.1. C Standard Library

This section describes the minimum requirements of a compliant C standard library implementation.

#### 5.1.1. Library Contents

All of the entities required in the C standard library must be declared and defined within the library header files listed in Table 5-102. Differences between the contents of these header files and the header files that comprise the ISO Standard Library are identified in the table. For a detailed description of the particular entities, see the ISO/IEC C Standard listed in the "Related Documentation" section.

Table 5-102: C Library Header Files

Header Name	Description
assert.h	Enforce assertions when functions execute. The <code>assert</code> macro reports assertion failures using the special debug <code>printf</code> (described below).
complex.h	Perform complex arithmetic.
ctype.h	Classify characters. The functions declared in this header use only the "C" locale.
errno.h	Test error codes reported by library functions.
fenv.h	Control IEEE style floating-point arithmetic. Macros for single- and double-precision exceptions are described in Table 6-107.
float.h	Test floating-point type properties. These properties are specified in section "6.1. Properties of Floating-Point Data Type Representations."
inttypes.h	Convert various integer types.
iso646.h	Program in ISO 646 variant character sets.
limits.h	Test integer type properties. The macro <code>MB_LEN_MAX</code> is defined as 1.
locale.h	Not available.
math.h	Compute common mathematical functions. The floating-point behavior of these functions will adhere to the specifications described in section "6.3. Floating-Point Operations." Although not specified or required, corresponding vector versions of the math functions may be added to the library to take advantage of the many high performance SIMD instructions provided by the SPU hardware.
setjmp.h	Execute nonlocal goto statements.
signal.h	Not available.
stdarg.h	Access a varying number of arguments.
stdbool.h	Define a convenient Boolean type name and constants.

Header Name	Description
stddef.h	Define several useful types and macros. The <code>wchar_t</code> is not defined.
stdint.h	Define various integer types with size constraints. <code>SIG_ATOMIC_MAX</code> and <code>SIG_ATOMIC_MIN</code> are not defined, nor are any of the <code>WCHAR_MAX</code> , <code>WCHAR_MIN</code> , <code>WINT_MAX</code> , and <code>WINT_MIN</code> .
stdio.h	Not available, except for <code>printf</code> , which is provided for debugging. (See section “5.1.2. Debug <code>printf()</code> .”)
stdlib.h	Perform a variety of operations. The functions <code>getenv</code> , <code>mblen</code> , <code>mbstowcs</code> , <code>mbtowc</code> , <code>system</code> , <code>wcstombs</code> , and <code>wctomb</code> are not defined. The type <code>wchar_t</code> and the macro <code>MB_CUR_MAX</code> are also not defined.
string.h	Manipulate several kinds of strings. The function <code>strxfrm</code> uses only the “C” locale.
tgmath.h	Declare various type-generic math functions. Single-precision functions declared in this header adhere to the same specifications described for the corresponding functions that are declared in <code>math.h</code> .
time.h	Not available.
wchar.h	Not available.
wctype.h	Not available.

### 5.1.2. Debug `printf()`

A `printf()` function will be provided for application debugging. The implementation of this function depends on the particular services provided by the underlying operating system. Although detailed specifications for this function are not mandated by this document, a full-featured implementation is recommended. Such an implementation would include all of the usual output format conversion specifiers required by the C standard. In addition, vector/SIMD multimedia extension-style conversion specifiers are recommended to handle vector output formatting. Output conversion specifiers take the following form:

```
%[<flags>][<width>][<precision>][<size>]<conversion>
```

where

```
<flags>          ::= <flag-char> | <flags><flag-char>
<flag-char>      ::= <std-flag-char> | <c-sep>
<std-flag-char>  ::= '-' | '+' | '0' | '#' | ' '
<c-sep>          ::= ',' | ';' | ':' | '_'
<width>          ::= <decimal-integer> | '*'
<precision>      ::= '.' <width> | '.' | '.*'
<size>           ::= 'hh' | 'h' | 'l' | 'll' | 'L' | <vector-size>
<vector-size>    ::= 'v' | 'vhh' | 'vh' | 'vl' | 'vll' | 'vL' | 'hhv'
                  | 'hv' | 'lv' | 'llv' | 'Lv'
<conversion>     ::= <char-conv> | <str_conv> | <fp-conv> | int-conv>
                  | misc-conv>
<char-conv>      ::= 'c'
<str_conv>       ::= 's' | 'P'
<fp-conv>        ::= 'e' | 'E' | 'f' | 'g' | 'G'
<int-conv>       ::= 'd' | 'i' | 'u' | 'p' | 'o' | 'x' | 'X'
<misc-conv>      ::= 'n' | '%'
```

Extensions to the C standard output conversion specification are shown in **bold** for vector types. Vector types are formatted using the conversions shown in Table 5-103. String conversions (<str-conv>) and miscellaneous conversions (<misc-conv>) are not defined for vectors. The 'p' integer conversion (<int-conv>) is also not defined. The default separator (<c-sep>) is a space, except for character conversion (<char-conv>), which has no separator.

Table 5-103: Vector Formats

Vector Size	Conversion	Description
v	<char-conv>	A vector is printed as a vector char, consisting of 16 one-byte elements. The 'c' conversion prints contiguous ASCII characters.
v	<int-conv>	With the 'uc' conversion, a vector is printed as a vector unsigned char, consisting of 16 one-byte elements. Similarly, the 'co', 'cx', and 'cX' conversions print either a vector unsigned char or a qword, in octal format or in hexadecimal format. For all other integer conversions, a vector is printed in the respective octal (o), integer (d, i, u) or hexadecimal f (x, X) format, either as a vector unsigned int or as a vector int, consisting of 4 four-byte elements.
v	<fp-conv>	A vector is printed in a signed decimal fractional representation, either in standard decimal notation (f or F) or with a decimal power-of-ten exponent (e, E, g, G). The representation is printed as a vector float, containing 4 four-byte elements.
vh or hv	<int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, either as a vector unsigned short or as a vector short, consisting of 8 two-byte elements.
vl or lv	<int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, as a vector unsigned long or as a vector long, consisting of 4 four-byte elements.
vll or llv	<int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, as a vector unsigned long long or as a vector long long, consisting of 2 eight-byte elements.
vL or Lv	<fp-conv>	A vector is printed in a signed decimal fractional representation, either in standard decimal notation (f or F) or with a decimal power-of-ten exponent (e, E, g, G). The representation is printed as a vector double, consisting of 2 eight-byte elements.

## 5.2. C++ Libraries

This section describes the minimum contents of the C++ standard library.

As with the C library, the C++ library header files declare or define the contents of the C++ library. Table 5-104 lists the header files that comprise the core of the C++ standard library. Differences between the contents of the C++ header files and the header files that comprise the ISO Standard Library are noted in this table.

Table 5-104: C++ Library Header Files

Header Name	Description
algorithm	Define numerous templates that implement useful algorithms.
bitset	Define a template class that administers sets of bits.
complex	Define a template class that supports complex arithmetic.
deque	Define a template class that implements a deque container.
exception	Not available.
fstream	Not available.
functional	Define several templates that help construct predicates for the templates defined in algorithm and numeric.

Header Name	Description
iomanip	Not available.
ios	Not available.
iosfwd	Not available.
iostream	Not available.
istream	Not available.
iterator	Define several templates that help define and manipulate iterators.
limits	Tests numeric type properties.
list	Define a template class that implements a doubly linked list container.
locale	Not available.
map	Define template classes that implement associative containers that map keys to values.
memory	Define several templates that allocate and free storage for various container classes.
new	Declare several functions that allocate and free storage.
numeric	Define several templates that implement useful numeric functions.
ostream	Not available.
queue	Define a template class that implements a queue container.
set	Define template classes that implement associative containers.
slist	Define a template class that implements a singly linked list container.
sstream	Not available.
stack	Define a template class that implements a stack container.
stdexcept	Not available.
streambuf	Not available.
string	Define a template class that implements a string container.
strstream	Not available.
typeinfo	Not available.
utility	Define several templates of general utility.
valarray	Define several classes and template classes that support value-oriented arrays.
vector	Define a template class that implements a vector container.

The C++ standard library contains new-style C++ header files that correspond to twelve traditional C header files. Both the new-style and the traditional-style header files are included in the library. These header files are listed in Table 5-105.

Table 5-105: New and Traditional C++ Library Header Files

New-Style Header Name	Traditional Header Name	Description
cassert	assert.h	Enforce assertions when functions execute. <sup>1</sup>
cctype	cctype.h	Classify characters. <sup>1</sup>
cerrno	errno.h	Test error codes reported by library functions. <sup>1</sup>
cfloat	float.h	Test floating-point type properties.
ciso646	iso646.h	Program in ISO 646 variant character sets.
climits	limits.h	Test integer type properties. <sup>1</sup>
clocale	locale.h	Not available.
cmath	math.h	Compute common mathematical functions. <sup>1</sup>



New-Style Header Name	Traditional Header Name	Description
csetjmp	setjmp.h	Execute nonlocal goto statements.
csignal	signal.h	Not available.
cstdarg	stdarg.h	Access a varying number of arguments.
cstddef	stddef.h	Define several useful types and macros. <sup>1</sup>
cstdio	stdio.h	Not available.
cstdlib	stdlib.h	Perform a variety of operations. <sup>1</sup>
cstring	string.h	Manipulate several kinds of strings. <sup>1</sup>
ctime	time.h	Not available.
cwchar	wchar.h	Not available.
cwctype	wctype.h	Not available.

<sup>1</sup>See Table 5-102: C Library Header Files, for specific implementation limitations.



## 6. Floating-Point Arithmetic on the SPU

Annex F of the C99 language standard (ISO/IEC 9899) specifies support for the IEC 60559 floating point standard. This chapter describes differences from Annex F and ISO/IEC Standard 60559 that apply to SPU compilers and libraries.

Floating-point behavior is essentially dictated by the SPU hardware. For single precision, the hardware provides an extended single-precision number range. Denorm arguments are treated as 0, and NaN and Infinity are not supported. The only rounding mode that is supported is truncation (round towards 0, and exceptions apply only to certain extended range floating-point instructions). For double precision, the hardware provides the standard IEEE number range, but again, denorm arguments are treated as 0. IEEE exceptions are detected and accumulated in the FPSCR register, and the IEEE rules for propagation of NaNs are not implemented in the architecture. (For details, see the *Synergistic Processor Unit Instruction Set Architecture*.) These and other IEEE differences affect almost every aspect of floating-point computation, including data-type properties, rounding modes, exception status, error reporting, and expression evaluation. The particular effect of these differences on the compiler and libraries are described in the following sections.

### 6.1. Properties of Floating-Point Data Type Representations

The properties of floating-point data type representations are declared as macros in `float.h`. Table 6-106 lists these macros and the corresponding values that are applicable for the SPU.

Table 6-106: Values for Floating-Point Type Properties

Macro	Value
FLT_DIG	6
FLT_EPSILON	1.19209290E-07
FLT_MANT_DIG	24
FLT_MAX_10_EXP	38
FLT_MAX_EXP	129
FLT_MIN_10_EXP	-37
FLT_MIN_EXP	-125
FLT_MIN	1.17549435E-38
FLT_MAX	6.80564694E+38
DBL_DIG	15
DBL_EPSILON	2.2204460492503131E-016
DBL_MANT_DIG	53
DBL_MAX	1.7976931348623157E+308
DBL_MIN	2.2250738585072014E-308
DBL_MAX_10_EXP	308
DBL_MIN_10_EXP	-307
DBL_MAX_EXP	1024
DBL_MIN_EXP	-1021
FLT_ROUNDS	Initialized to 1 (to nearest)
FLT_EVAL_METHOD	0 (no promotions occur)
FLT_RADIX	2
DECIMAL_DIG	17



## 6.2. Floating-Point Environment

The macros defined within `fenv.h` control the directed-rounding control mode and floating-point exception status flags for floating point operations.

### 6.2.1. Rounding Modes

Whereas the C language specification requires that all floating-point data types use the same rounding modes, the SPU hardware supports different rounding modes for single- and double-precision arithmetic. On the SPU, the rounding mode for single precision is round-towards-zero, and the default rounding mode for double precision is round-to-nearest.

According to the C99 standard, the rounding mode for floating-point addition is characterized by the implementation-defined value of `FLT_ROUND`. On the SPU, this macro is only used for double precision. Single-precision rounding mode is always truncation. (See Table 6-106).

Because the SPU hardware only supports rounding toward zero for single precision, some single-precision math functions will necessarily deviate from the C99 standard. The standard library math functions and macros that deviate are described later, in section “6.3.2. Overall Behavior of C Operators and Standard Library Math Functions.”

### 6.2.2. Floating-Point Exceptions

Table 6-107 lists the macros for floating-point exceptions that will be defined in `fenv.h`. Because of the restricted behavior of the SPU floating-point hardware, single-precision library functions can have an undefined effect on these exception flags. Moreover, hardware traps will not result from any raised exception.

Table 6-107: Macros for Floating-Point Exceptions

Macro	Comment
<code>FE_OVERFLOW_SNGL</code>	Applies to single-precision floating point exceptions, if defined.
<code>FE_OVERFLOW_DBL</code>	Applies to double-precision floating point exceptions.
<code>FE_UNDERFLOW_SNGL</code>	Applies to single-precision floating point exceptions, if defined.
<code>FE_UNDERFLOW_DBL</code>	Applies to double-precision floating point exceptions.
<code>FE_INEXACT</code>	Adheres to the ISO/IEC definition.
<code>FE_INVALID</code>	Adheres to the ISO/IEC definition.
<code>FE_NC_NAN</code>	Non-compliant NAN, used as a single-precision floating-point output.
<code>FE_NC_DENORM</code>	Non-compliant denorm, used as a single-precision floating-point output.
<code>FE_DIFF_SNGL</code>	Applies to single-precision floating point exceptions.
<code>FE_ALL_EXCEPT_DBL</code>	Logical OR of all of the above double –precision floating point exceptions
<code>FE_ALL_EXCEPT</code>	Logical OR of all of the above.

The floating point environment variables defined in the C99 specification only apply to double-precision.

The pragma `FENV_ACCESS` will be used to inform the compiler whether the program intends to control and test floating-point status. If the pragma is on, the compiler will take appropriate action to ensure that code transformations preserve the behavior specified in this document.

### 6.2.3. Other Floating-Point Constants in `math.h`

Several additional floating-point constants are defined in `math.h`. These constants are used by functions to report various domain and range errors. Many have a non-standard definition for the SPU. A description of these particular constants is shown in Table 6-108.

Table 6-108: Floating-Point Constants

Macro	Description
HUGE_VAL	Infinity
HUGE_VALF	FLT_MAX
HUGE_VALL	Infinity
INFINITY NAN	Double precision adheres to the IEEE definition. These macros are not used for single-precision operations.
FP_INFINITE FP_NAN FP_NORMAL FP_SUBNORMAL FP_ZERO	For single precision, the <code>fpclassify()</code> function will only return <code>FP_NORMAL</code> and <code>FP_ZERO</code> classes; <code>FP_NAN</code> , <code>FP_INFINITE</code> , and <code>FP_SUBNORMAL</code> are never generated.
FP_FAST_FMA FP_FAST_FMAF FP_FAST_FMAL	These are defined to indicate that the <code>fma</code> function executes more quickly than a multiply and an add of float and double operands.
FP_ILOGB0 FP_ILOGBNAN	<code>FP_ILOGB0</code> is the value returned by <code>ilogb(x)</code> and <code>ilogbf(x)</code> if <code>x</code> is zero or a denorm number. Its value is <code>INT_MIN</code> .  <code>FP_ILOGBNAN</code> is the value returned by <code>ilogb(x)</code> if <code>x</code> is a NaN. This does not apply to the single-precision case of <code>ilogbf</code> . Its value is <code>INT_MAX</code> .
MATH_ERRNO MATH_ERREXCEPT	These will expand to the integer constants 1 and 2, respectively.
math_errhandling	Expands to an expression that has type <code>int</code> and the value <code>MATH_ERRNO</code> , <code>MATH_ERREXCEPT</code> , or the bitwise OR of both. The value of <code>math_errhandling</code> is constant for the duration of a program.

## 6.3. Floating-Point Operations

This section specifies floating-point data conversions, and it describes the overall behavior of C operators and standard library functions. It also describes several special cases where floating-point results might vary from the IEEE standard. Lastly, the section describes the specific behavior of a several specific math functions.

### 6.3.1. Floating-Point Conversions

This section provides specifications for the four types of floating-point data conversion: 1) conversions from integers to floating point, 2) conversions from floating point to integer, 3) conversion between floating-point precisions, and 4) conversions between floating point and string.

#### Integer to Floating-Point Conversions

Conversions from integers to floats will adhere to the following rules:

- A single-precision conversion from integer to float produces a result within the extended single-precision floating-point range. See Table 6-106 for details about this range.
- A single-precision conversion from integer to float rounds toward zero.
- A double-precision conversion from integer to float produces a result within the C99 standard double-precision floating-point range.
- A double-precision conversion from integer to float rounds according to the rounding mode indicated by the value of `DBL_ROUND`.

### Floating-Point to Integer Conversions

Conversions from floats to integers will have the following behavior:

- When converting from a float to an integer, exceptions are raised for overflow, underflow, and IEEE non-compliant result.
- Overflow and underflow exceptions are raised when converting from a double to an integer. If a double-precision value is infinite or NaN or if the integral part of the floating value exceeds the range of the integer type, an "invalid" floating-point exception is raised, and the resulting value is unspecified. An "inexact" floating-point exception is raised by the hardware when a conversion involves an integral floating-point value that is outside the range of the integer data type.

### Conversion between Floating-Point Precision

To achieve maximum performance, compilers only perform conversion from `float` to `double` and from `double` to `float` within the IEEE standard range. These conversions will comply with the IEEE standard, except for denormal inputs, which are forced to zero. Conversion of numbers outside of the IEEE standard range is unspecified. Conversions with NaNs, infinities, or denormal results are also unspecified.

### Conversions between Floating-Point and Strings

Conversions between floating-point and string values will adhere to both the extended single-precision floating-point range and the IEEE standard double-precision floating-point range.

## 6.3.2. Overall Behavior of C Operators and Standard Library Math Functions

Library functions and compilers will obey the same general rules with respect to rounding and overflow. These rules differ, however, depending on whether the code is single precision or double precision.

### Single-Precision Code

For single precision, the C operators (+, -, \*, and /) and the standard library math functions will have the following behavior:

- If the operation produces a value with a magnitude greater than the largest positive representable extended-precision number, the result will be `FLT_MAX` with appropriate sign, and the overflow flag will be raised.
- When denormal values are given as function arguments, they will be treated as 0. In these cases, the function will set the underflow flag and return +0.
- Expressions will be evaluated using the round-towards-zero mode. Implementations that depend on other rounding directions for algorithm correctness will produce incorrect results and therefore cannot be used.
- The overflow flag will be set when `FLT_MAX` is returned instead of a value whose magnitude is too large. Because infinity is undefined for single precision, `FLT_MAX` will be used to signal infinity in situations where infinity would otherwise be generated on an IEEE754-compliant system. This modification will enable common trig identities to work.
- NaN is not supported and does not need to be copied from any input parameter.
- By default, compilers may perform optimizations for single-precision floating-point arithmetic that assume 1) that NaNs are never given as arguments and 2) that  $\pm\text{Inf}$  will never be generated as a result.
- Compilers can assume that floating-point operations will not generate user-visible traps, such as division by zero, overflow, and underflow.
- Constant expressions that are evaluated at compile time will produce the same result as they would if they were evaluated at runtime. For example,

```
float x = 6.0e38f * 8.1e30f;
```

will be evaluated as `FLT_MAX`.

- Compilers may use single-precision contracted operations, such as Floating Reciprocal Absolute Square Root Estimate (frsquest) or Floating Multiply and Add (fma), unless explicitly prohibited by FP\_CONTRACT pragma or a *no-fast-math* compiler option. When contracted operations are used, ERRNO does not need to be set.

#### Double-Precision Code

For double-precision floating-point, the C operators and standard library math functions will be compliant with the IEEE standard, with the following exceptions:

- When a NaN is produced as a result of an operation, it will always be a quiet QNaN.
- Denormal values will only be supported as results. A denormal operand is treated as 0 with same sign as the denormal operand.
- The default rounding mode for double precision is round to nearest.
- Compilers will not use contracted operations, such as Double Floating Multiply and Add (dfma), unless explicitly requested by FP\_CONTRACT pragma or a *fast-math* compiler option. When contracted operations are used, ERRNO does not need to be set.

#### 6.3.3. Floating-Point Expression Special Cases

The C99 standard describes several standard expression transformations that might fail to produce the required effect on the SPU:

- $x/2 \rightarrow x*0.5$   
Valid for this particular value because the value is an exact power of 2, but it is invalid in general (for example,  $x/10 \neq x*0.1$ ) because the floating-point constant is not exactly representable in any finite base-2 floating-point system.
- $x*1 \rightarrow x$  and  $x/1 \rightarrow x$   
Valid, except for the following two double precision situations: 1) If  $x$  is a SNAN or a non-default QNaN, the result will be a default QNaN, and 2) if  $x$  is a denormal number, the operation will force the input to zero with the appropriate sign.
- $x/x \rightarrow 1.0$   
Invalid for single precision when  $x$  is zero, and invalid for double precision when  $x$  is zero, Inf, or NaN.
- $x-y \rightarrow -(y-x)$   
Valid for single precision because whenever a zero is generated as a result, it is a +0. For double precision, equivalence cannot be assumed. If  $x-y$  is generated by DFMS and  $-(y-x)$  is generated by DFNMS, and if the result is not a NaN, the expression is valid; however, if  $x-y$  and  $y-x$  are generated by the same type of operation, zero results might have different signs, or for round to +/- infinity, non-zero results might differ by 1 ULP.
- $x-x \rightarrow 0.0$   
Always valid for single precision, but the equivalence is invalid for double precision when  $x$  is either NaN or Inf. It is also invalid for double precision for round to -infinity, in which case the result will be -0.0.
- $0*x \rightarrow 0.0$   
Always valid for single precision, but invalid for double precision when  $x$  is a NaN, Inf or -0.
- $x+0 \rightarrow x$   
Invalid in single precision, if  $x$  is a denormal operand. Invalid in double precision if  $x=-0$  under round-to-nearest, round to +infinity and truncate. Also invalid in double precision if  $x$  is a SNAN or non-default QNaN and if  $x$  is a denormal number, in which case  $x+0$  becomes a zero with appropriate sign.
- $x-0 \rightarrow x$   
Valid for single precision, except if  $x$  is a denormal operand. Invalid for double precision if  $x$  is an SNAN or non-default QNaN, if  $x$  is a denormal number, or if  $x$  is +0 and rounding mode is round to -infinity. In this last case,  $x-0 = +0-0 = -0$ . For any normalized operand the result is valid even with round to -infinity.

- `-x -> 0-x`  
Always valid for single precision. Invalid for double precision in the following cases: 1) For NaNs the value of `-x` is undefined; the result will be different for all NaNs for a denormal operand `x`. 2) If `x` is `+0` and the rounding mode is round to nearest-even, `+infinity`, or truncation, `0-x = +0` and `-x = -0`.
- `x!=x -> false`  
Always valid for single precision. For double precision, `x=NaN` always compares unordered, so `x!=x -> true`.
- `x==x -> true`  
Always valid for single precision. For double precision, `x=NaN` always compares unordered, so `x==x -> false`.
- `x<y -> isless(x,y),`  
`x<=y -> islessequal(x,y),`  
`x>y -> isgreater(x,y), and`  
`x>=y -> isgreaterequal(x,y)`  
Valid. Exceptions are due to flags that are set as side effects when `x` or `y` are NaN under double precision. The `FENV_ACCESS` pragma can change the invalid flag behavior.

#### 6.3.4. Specific Behavior of Standard Math Functions

This section describes the specific behavior of various floating-point functions declared in `math.h`. As noted, the SPU hardware has a direct effect on the behavior of floating-point functions. Because of the many differences between strict IEEE behavior and the hardware behavior, the standard math functions do not need to provide rigorous checks for exception situations and out-of-range conditions. Consequently, the results of many functions are redefined. The following is a list of differences:

- The function `nanf()` will return 0.
- The `isnanf()` macro will always return false.
- Unlike C99 standard specifications, single-precision versions of `nearbyint`, `lrint`, `llrint`, and `fma` round toward zero.
- Trig, hyperbolic, exponential, logarithmic, and gamma functions do not need to set the inexact flag when values are rounded.
- The boundary cases for `frexp(NaN,exp)` and `modf(NaN,iptr)` are not defined because these functions propagate and return NaN.
- `nextafter(subnormal,y)` will never raise an underflow flag. The functions `nextafter()` and `nexttoward()` will succeed when incrementing past the IEEE maximal float value.
- The following boundary cases will not be supported for single precision because infinity is not a valid argument: `atanf(+inf)`, `atan2f(+y, +inf)`, `atanf(+inf,x)`, `atan2f(+inf,+inf)`, `acoshf(+inf)`, `asinhf(+inf)`, `atanhf(+1)`, `atanhf(+inf)`, `coshf(+inf)`, `sinhf(+inf)`, `tanhf(+inf)`, `expf(+inf)`, `exp2f(+inf)`, `expm1f(+inf)`, `frexpf(+inf,&exp)`, `ldexpf(+inf,ex)`, `logf(+inf)`, `log10f(+inf)`, `log1pf(+inf)`, `log2f(+inf)`, `logbf(+inf)`, `modff(+inf,iptr)`, `scalbnf(+inf,n)`, `cbrtf(+inf)`, `fabsf(+inf)`, `hypotf(+inf,y)`, `powf(-1,+inf)`, `powf(x,+inf)`, `powf(+inf,y)`, `sqrtof(+inf)`, `erff(+inf)`, `erfcf(+inf)`, `lgammaf(+inf)`, `tgammaf(+inf)`, `ceilf(+inf)`, `floorf(+inf)`, `nearbyintf(+inf)`, `roundf(+inf)`, `rintf(+inf)`, `lrintf(+inf)`, `llrintf(+inf)`, `lroundf(+inf)`, `llroundf(+inf)`, `truncf(+inf)`, `fmodf(x,+inf)`, `remainderf(+inf)`, `remquof(+inf)`, and `copysignf(+inf)`.
- For single precision, the following boundary cases will produce a non-IEEE-compliant result: `acos(|x|>1)`, `asin(|x|>1)`, `acoshf(x<1.0)`, `atanhf(|x|>1)`, `tgammaf(x<0)`, `fmodf(x,0)`, `ldexpf(x,BIG_INT)`, `logf(+0)`, `logf(x<0)`, `log10f(+0)`, `log10f(x<0)`, `log1pf(-1)`, `log1pf(x<-1)`, `log2f(+0)`, `log2f(x<0)`, `logbf(+0)`, `powf(+0,y)`, and `tgammaf(+0)`.

- For single precision, the following boundary cases will not return NaN: `cosf(±inf)`, `sinf(±inf)`, `tanf(±inf)`, `tgammalf(-inf)`, `fmodf(±inf, y)`, `nextafterf(x, ±inf)`, `fmaf(±inf|0, 0|±inf, z)`, and `fmaf(±inf, 0, -±inf)`.
- Section “6.3.1. Floating-Point Conversions” describes the behavior of implicit conversions when a single-precision value is passed as an argument to a double precision function or when a single-precision variable is assigned the result of a double-precision function.

# Index

## A

vector/SIMD multimedia extension compatibility, 4

arithmetical shift right (spu\_rlmaska), 43

## C

common intrinsic operations – arithmetic

negative vector multiply and add (spu\_nmadd), 24

negative vector multiply and subtract (spu\_nmsub), 24

vector add (spu\_add), 19

vector add extended (spu\_addx), 20

vector floating-point reciprocal estimate (spu\_re), 25

vector floating-point reciprocal square (spu\_rsqte), 25

vector generate borrow (spu\_genb), 20

vector generate borrow extended (spu\_genbx), 21

vector generate carry (spu\_genc), 21

vector generate carry extended (spu\_gencx), 21

vector multiply (spu\_mul), 22

vector multiply and add (spu\_madd), 22

vector multiply and shift right (spu\_mulsr), 24

vector multiply and subtract (spu\_msub), 22

vector multiply high (spu\_mulh), 23

vector multiply high high (spu\_mule), 23

vector multiply high high and add (spu\_mhhadd), 22

vector multiply odd (spu\_mulo), 23

vector subtract (spu\_sub), 25

vector subtract extended (spu\_subx), 26

common intrinsic operations – bits and masking

form select byte mask (spu\_maskb), 32

form select halfword mask (spu\_maskh), 32

form select word mask (spu\_maskw), 33

gather bits from elements (spu\_gather), 32

select bits (spu\_sel), 33

shuffle bytes of a vector (spu\_shuffle), 34

vector count leading zeros (spu\_cntlz), 31

vector count ones for bytes (spu\_cntb), 31

common intrinsic operations – bytes

average of two vectors (spu\_avg), 26

element-wise absolute difference (spu\_absd), 26

sum bytes into shorts (spu\_sumb), 27

common intrinsic operations – channel control

read channel count (spu\_readchcnt), 57

read quadword channel (spu\_readchqw), 57

read word channel (spu\_readch), 57

write quadword channel (spu\_wrotechqw), 58

write word channel (spu\_wrotech), 58

common intrinsic operations – compare, branch and halt

branch indirect and set link if external (spu\_bisled), 27

element-wise compare absolute (spu\_cmpabseq), 27

element-wise compare absolute (spu\_cmpabsgt), 28

element-wise compare equal (spu\_cmpeq), 28

element-wise compare greater than (spu\_cmpgt), 29

halt if compare equal (spu\_hcmpeq), 30

halt if compare greater than (spu\_hcmpgt), 31

common intrinsic operations – constant formation

splat scalar to vector (spu\_splats), 17

common intrinsic operations – control

disable interrupts (spu\_idisable), 53

enable interrupts (spu\_ienable), 54

move from floating-point status and (spu\_mffpscr), 54

move from special purpose register (spu\_mfspr), 54

move to floating-point status and (spu\_mtfpscr), 54

move to special purpose register (spu\_mtspr), 55

stop and signal (spu\_stop), 55

synchronize (spu\_sync), 55

synchronize data (spu\_dsinc), 55

common intrinsic operations – data type conversion

convert floating point vector to signed (spu\_convts), 18

convert floating-point vector to unsigned integer vector (spu\_convtu), 18

round vector double to vector float (spu\_roundtf), 19

sign extend vector (spu\_extend), 19

vector convert to float (spu\_convtf), 18

common intrinsic operations – logical

vector bit-wise AND (spu\_and), 35

vector bit-wise AND with complement (spu\_andc), 36

vector bit-wise complement of AND (spu\_nand), 37

vector bit-wise complement of OR (spu\_nor), 38

vector bit-wise equivalent (spu\_eqv), 37

vector bit-wise exclusive OR (spu\_xor), 41

vector bit-wise OR (spu\_or), 39

vector bit-wise OR with complement (spu\_orc), 40

common intrinsic operations – scalar



- extract vector element from vector (spu\_extract), 58
- insert scalar into specified vector (spu\_insert), 60
- promote scalar to a vector (spu\_promote), 61
- common intrinsic operations – shift and rotate
  - arithmetical shift right (spu\_rlmask), 43
  - element-wise rotate and mask (spu\_rlmask), 43
  - element-wise rotate left (spu\_rl), 42
  - element-wise rotate left and mask by bits (spu\_rlmask), 42
  - element-wise shift left by bits (spu\_sl), 50
  - logical shift right by bits (spu\_rlmask), 42
  - quadword logical shift right (spu\_rlmaskqw), 44
  - quadword logical shift right by bytes (spu\_rlmaskqwbyte), 45
  - quadword logical shift right by bytes from bit shift count (spu\_rlmaskqwbytebc), 46
  - quadword rotate left by bytes (spu\_rlqwbyte), 48
  - rotate and mask quadword by bits (spu\_rlmaskqw), 44
  - rotate and mask quadword by bytes (spu\_rlmaskqwbyte), 45
  - rotate and mask quadword by bytes from bit shift count (spu\_rlmaskqwbytebc), 46
  - rotate left quadword by bytes from (spu\_rlqwbytebc), 49
  - rotate quadword left by bits (spu\_rlqw), 47
  - shift left quadword by bytes (spu\_slqwbyte), 52
  - shift left quadword by bytes from (spu\_slqwbytebc), 53
  - shift quadword left by bits (spu\_slqw), 51
- constant formation intrinsics
  - si\_il, 12
  - si\_ila, 12
  - si\_ilh, 12
  - si\_iohl, 12
  - si\_inop, 12
- control intrinsics
  - si\_stopd, 14
- D
- data types
  - default alignments, 5
  - restrict type qualifier, 5
  - single token vector, 1
  - type casting, 3
  - vector, 1, 2
- G
- generate controls for sub-quadword insertion
  - si\_cbd, 10
  - si\_cbx, 10
  - si\_cdd, 10
  - si\_cdx, 10
  - si\_chd, 11

- si\_chx, 11
- si\_cwd, 11
- si\_cwx, 11

## H

- header files, 5

## I

- inline assembly, 6

## intrinsics

- arithmetic, 19
- bits and mask, 31
- byte operation, 26
- channel control, 56
- compare, branch and halt, 27
- constant formation, 11, 17
- control, 14, 53
- conversion, 18
- generic and built-ins, 15
- logical intrinsics, 35
- low-level specific and generic, 9
- mapping with scalar operands, 15
- scalar, 58
- shift and rotate, 42
- specific, 1, 9
- specific casting, 14
- specific intrinsics not accessible through generic intrinsics, 9
- SPU and Vector Multimedia Extension, 65

## L

- logical shift right by bits (spu\_rlmask), 42

## M

### mapping

- SPU-to-Vector Multimedia Extension data types, 66
- Vector Multimedia Extension-to-SPU data types, 65
- with scalar operands, 15

### memory load and store intrinsics

- si\_lqd, 12
- si\_lqr, 13
- si\_lqx, 13
- si\_stqa, 13
- si\_stqd, 13
- si\_stqr, 13
- si\_stqx, 13

## N

- no operation intrinsics
  - si\_nop, 12

## O

### operators

- address, 2
- assignment, 2



sizeof(), 2

## P

pointers

- arithmetic and dereferencing, 2

- programmer directed branch prediction, 6

## Q

- quadword logical by bytes (spu\_rmaskqwbyte), 45

- quadword logical shift right (spu\_rmaskqw), 44

- quadword logical shift right by bytes (spu\_rmaskqwbyte), 45

- quadword logical shift right by bytes from bit shift count (spu\_rmaskqwbytebc), 46

## R

- restrict type qualifier, 5

## S

shift right

- arithmetic (spu\_rmaska), 43

- logical by bits (spu\_rmask), 42

- quadword logical (spu\_rmaskqw), 44

- quadword logical by bytes

- (spu\_rmaskqwbyte), 45

- quadword logical by bytes from bit shift count

- (spu\_rmaskqwbytebc), 46

- SPU target definition, 7

## V

vector literals

- alternate format (for vector/SIMD multimedia extension compatibility), 4

- standard format, 3



**SONY**

**End of Document**